



YAYASAN BRATA BHAKTI DAERAH JAWA TIMUR
UNIVERSITAS BHAYANGKARA SURABAYA
**LEMBAGA PENELITIAN DAN PENGABDIAN PADA MASYARAKAT
(LPPM)**

Kampus : Jl. A. Yani 114 Surabaya Telp. 031 - 8285602, 8291055, Fax. 031 - 8285601

SURAT KETERANGAN

Nomor: Sket/ 7 /I/2023/LPPM/UBHARA

Kepala Lembaga Penelitian dan Pengabdian kepada Masyarakat (LPPM) Universitas Bhayangkara Surabaya menerangkan bahwa:

Nama : Dr. Amirullah, ST, MT.
NIP : 197705202005011001
NIDN : 0020057701
Unit Kerja : Universitas Bhayangkara Surabaya


Benar telah melakukan kegiatan:

1. Menulis jurnal berjudul Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation (Yohanes Artha Setiawan dan Amirullah Amirullah) yang telah dipublikasikan di International Journal of Intelligent Engineering and Systems (IJIES), Vol.14, No.3, 2021, pp. 82-96, ISSN: 2185-3118, Publisher: The Intilligent Network and Systems Society, **Terindeks Scopus Q2**.
2. Telah melakukan korespondensi melalui email dalam proses penerbitan jurnal tersebut. Bukti korespondensi email dan bukti pendukung adalah benar sudah dilakukan oleh yang bersangkutan serta sudah dilampirkan bersama surat ini.

Demikian surat keterangan ini dibuat untuk kepentingan kelengkapan pengusulan Guru Besar.

Surabaya, 20 Januari 2023

Kepala LPPM



Drs. Heru Irianto, M.Si.

NIP. 9000028

Lampiran 1

**Bukti Korespondensi Email
dengan Editor/Pengelola
Jurnal**

Send Paper Amirullah Ubhara Surabaya Indonesia

1 pesan

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Kepada: ijies@inass.org
Cc: ijies@inass.org
Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

24 November 2020 pukul 15.47

Dear Prof. Kei Eguchi,

I send you the paper entitled **Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation to IJIES (INASS Publisher)**.

I also attached the manuscript and cover letter to this email.

This is my email and thanks for your cooperation.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

2 lampiran



Cover Letter_Amirullah_24 Nov 2020_Ubhara_Sby_Indonesia.docx
27K



IJIES_Format_Amirullah_24 Nov 2020_Ubhara Sby_Indonesia.docx
1801K

ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

10 pesan

EGUCHI Kei <eguti@fit.ac.jp>

24 November 2020 pukul 16.10

Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Dear author(s),

Thank you for your interest and support to IJIES.
I am hereby to confirm the delivery of your paper, Paper ID is " ijies3819".
It has been sent for reviewing.
The notification will be feedback within one month.
Appreciate your patiently wait.

If you have any question, please contact us with your paper ID.

Best regards,
IJIES Editors

From: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Sent: Tuesday, November 24, 2020 5:48 PM
To: ijies@inass.org
Subject: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof. Kei Eguchi,

I send you the paper entitled Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation to IJIES (INASS Publisher).

I also attached the manuscript and cover letter to this email.

This is my email and thanks for your cooperation.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

24 November 2020 pukul 17.45

Kepada: EGUCHI Kei <eguti@fit.ac.jp>

Cc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Dear IJIES Editor,

Thanks a lot for your response.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya East-Java Indonesia

EGUCHI Kei <eguti@fit.ac.jp>

9 Desember 2020 pukul 13.39

Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Dear author(s),

Congratulations!

The 1st review for your paper was accepted.


However, we are sorry to inform you that your paper cannot be recommended for publication in IJIES, in its current form. Please revise your paper according to the attached reviewers' comments.

Please note that if your paper is still not satisfactorily revised or cannot be returned to us within TWO months from the date of this letter, your paper will not be recommended to the journal above.

Thanks for your understanding and cooperation.

Kind Regards,
IJIES Editors.

[Kutipan teks disembunyikan]

 **3819.docx**
51K

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

10 Desember 2020 pukul 05.00

Kepada: EGUCHI Kei <eguti@fit.ac.jp>

Cc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Dear Prof. Kei Eguchi,

Thanks a lot for your information.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

17 Januari 2021 pukul 06.23

Kepada: EGUCHI Kei <eguti@fit.ac.jp>

Cc: Kei Eguchi <eguti@fit.ac.jp>

Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Dear Prof Kei Eguchi,

I send you the revised paper entitled "Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation"- Yohanes Artha Setiawan and Amirullah Amirullah (Paper ID Ijies3819).


I also send you the IJIES response letter for this manuscript.

I will be happy if you respond to this email.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya-Indonesia

[Kutipan teks disembunyikan]

2 lampiran

 **IJIES_Format_Amirullah_Ubhara Sby_Indonesia_Revised_17 Jan 2021.docx**
2442K

 **3819_IJIES Response Letter_17 Jan 2020.docx**
2044K

EGUCHI Kei <eguti@fit.ac.jp>
Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

17 Januari 2021 pukul 07.54

Dear author(s),

Thank you for your interest and support to IJIES.
We received.
It has been sent for reviewing.
The notification will be feedback within two weeks.
Appreciate your patiently wait.

If you have any question, please contact us with your paper ID.

Best regards,
IJIES Editors

差出人: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
送信日時: 2021年1月17日 8:23
宛先: 江口 啓
件名: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof Kei Eguchi,

I send you the revised paper entitled "Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation"- Yohanes Artha Setiawan and Amirullah Amirullah (Paper ID Ijies3819).

I also send you the IJIES response letter for this manuscript.

I will be happy if you respond to this email.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya-Indonesia

Pada tanggal Kam, 10 Des 2020 pukul 05.00 Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id>> menulis:
Dear Prof. Kei Eguchi,

Thanks a lot for your information.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]
[Kutipan teks disembunyikan]

EGUCHI Kei <eguti@fit.ac.jp>

17 Januari 2021 pukul 07.56

Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Dear author(s),

Please discard the previous e-mail.

The following is correct:

Thank you for your interest and support to IJIES.

We received your revised version.

It has been sent for reviewing.

The notification will be feedback within "one month".

Appreciate your patiently wait.

If you have any question, please contact us with your paper ID.

Best regards,
IJIES Editors

差出人: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

送信日時: 2021年1月17日 8:23

宛先: 江口 啓

件名: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof Kei Eguchi,

I send you the revised paper entitled "Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation"- Yohanes Artha Setiawan and Amirullah Amirullah (Paper ID Ijies3819).

I also send you the IJIES response letter for this manuscript.

I will be happy if you respond to this email.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya-Indonesia

Pada tanggal Kam, 10 Des 2020 pukul 05.00 Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id>> menulis:

Dear Prof. Kei Eguchi,

Thanks a lot for your information.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

[Kutipan teks disembunyikan]

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Kepada: EGUCHI Kei <eguti@fit.ac.jp>
Cc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

17 Januari 2021 pukul 08.43

Dear Prof. Kei Eguchi,

Thanks a lot for your response.

I will be waiting for your notification about this paper.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

EGUCHI Kei <eguti@fit.ac.jp>
Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

22 Januari 2021 pukul 07.33

Dear Author(s),

Paper ID: ijies3819

It is our great pleasure to inform you that the contribution referenced above, for which you are listed as the corresponding author, has been accepted for the 2nd review of the IJIES journal.
Congratulations!

*Important:

Please send your "signed" copyright and the payment proof of your publishing fee within one month.

Otherwise, your paper will be withdrawn.

The payment method will be sent from paypal. (Please check your mailbox carefully.)

*Publication fee: USD350 (tentative 14 pages: USD150 + USD50*4)

After we received these documents, the camera-ready version of your paper will be sent to you within a few weeks.

After your confirmation, the acceptance letter and receipt will be sent to you.

Best regards,
IJIES Editors.

[Kutipan teks disembunyikan]



IJIES_Copyright_Form.docx

22K

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Kepada: ijies@inass.org
Cc: Kei Eguchi <eguti@fit.ac.jp>
Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

22 Januari 2021 pukul 10.25

Dear Prof. Kei Eguchi,

Here I sent you the "signed" copyright and the 350 USD payment proof (paid invoice and transaction report) of our paper entitled:

Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation (Yohanes Artha Setiawan and Amirullah Amirullah) (Paper ID: IJIES 3819)

This is my email and I will be waiting for the online progress of this paper next.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

3 lampiran

 **Paypal_Invoice - 0872_IJIES_Amirullah_22 Jan 2021.pdf**
70K

 **PayPal_Transaction Details_IJIES_Amirullah_22 Jan 2021.pdf**
142K

 **IJIES_Signed_Copyright Form Amirullah_22 Jan 2021.pdf**
767K

ijies3819: Acceptance letter

2 pesan

EGUCHI Kei <eguti@fit.ac.jp>

22 Januari 2021 pukul 12.34

Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Dear Author(s),

Paper ID: ijies3819

It is our great pleasure to inform you that the contribution referenced above, for which you are listed as the corresponding author, has been accepted for the IJIES journal.
Congratulations!

The camera-ready version of your paper will be sent to you within a few weeks.

Best regards,
IJIES Editors.

From: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Sent: Friday, January 22, 2021 12:25 PM
To: ijies@inass.org
Cc: 江口 啓 <eguti@fit.ac.jp>
Subject: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof. Kei Eguchi,

Here I sent you the "signed" copyright and the 350 USD payment proof (paid invoice and transaction report) of our paper entitled:
Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation (Yohanes Artha Setiawan and Amirullah Amirullah) (Paper ID: IJIES 3819)

This is my email and I will be waiting for the online progress of this paper next.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

Pada tanggal Jum, 22 Jan 2021 pukul 07.33 EGUCHI Kei <mailto:eguti@fit.ac.jp> menulis:

Dear Author(s),

Paper ID: ijies3819

It is our great pleasure to inform you that the contribution referenced above, for which you are listed as the corresponding author, has been accepted for the 2nd review of the IJIES journal.
Congratulations!

*Important:

Please send your "signed" copyright and the payment proof of your publishing fee within one month.
Otherwise, your paper will be withdrawn.
The payment method will be sent from paypal. (Please check your mailbox carefully.)

*Publication fee: USD350 (tentative 14 pages: USD150 + USD50*4)

After we received these documents, the camera-ready version of your paper will be sent to you within a few weeks. After your confirmation, the acceptance letter and receipt will be sent to you.

Best regards,
IJIES Editors.

-----Original Message-----

From: 江口 啓
Sent: Sunday, January 17, 2021 9:56 AM
To: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id>
Subject: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear author(s),

Please discard the previous e-mail.

The following is correct:
Thank you for your interest and support to IJIES.
We received your revised version.
It has been sent for reviewing.
The notification will be feedback within "one month".
Appreciate your patiently wait.

If you have any question, please contact us with your paper ID.

Best regards,
IJIES Editors

差出人: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id>
送信日時: 2021年1月17日 8:23
宛先: 江口 啓
件名: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof Kei Eguchi,

I send you the revised paper entitled "Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation"- Yohanes Artha Setiawan and Amirullah Amirullah (Paper ID Ijies3819).

I also send you the IJIES response letter for this manuscript.

I will be happy if you respond to this email.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya-Indonesia

Pada tanggal Kam, 10 Des 2020 pukul 05.00 Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id>
<mailto:amirullah@ubhara.ac.id>> menulis:
Dear Prof. Kei Eguchi,

Thanks a lot for your information.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

Pada tanggal Rab, 9 Des 2020 pukul 13.39 EGUCHI Kei <mailto:eguti@fit.ac.jp<mailto:mailto:eguti@fit.ac.jp>> menulis:
Dear author(s),

Congratulations!

The 1st review for your paper was accepted.

However, we are sorry to inform you that your paper cannot be recommended for publication in IJIES, in its current form. Please revise your paper according to the attached reviewers' comments.

Please note that if your paper is still not satisfactorily revised or cannot be returned to us within TWO months from the date of this letter, your paper will not be recommended to the journal above.

Thanks for your understanding and cooperation.

Kind Regards,
IJIES Editors.

-----Original Message-----

From: 江口 啓

Sent: Tuesday, November 24, 2020 6:10 PM

To: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id<mailto:mailto:amirullah@ubhara.ac.id>>

Subject: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear author(s),

Thank you for your interest and support to IJIES.

I am hereby to confirm the delivery of your paper, Paper ID is " ijies3819".

It has been sent for reviewing.

The notification will be feedback within one month.

Appreciate your patiently wait.

If you have any question, please contact us with your paper ID.

Best regards,
IJIES Editors

From: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id<mailto:mailto:amirullah@ubhara.ac.id>>

Sent: Tuesday, November 24, 2020 5:48 PM

To: mailto:ijies@inass.org<mailto:mailto:ijies@inass.org>

Subject: Send Paper Amirullah Ubhara Surabaya Indonesia


Dear Prof. Kei Eguchi,


I send you the paper entitled Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation to IJIES (INASS Publisher).

I also attached the manuscript and cover letter to this email.

This is my email and thanks for your cooperation.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

 (ijies3819) Acceptance Letter.pdf
56K

 (ijies3819) Receipt.pdf
56K

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Kepada: Kei Eguchi <eguti@fit.ac.jp>
Cc: ijies@inass.org
Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

22 Januari 2021 pukul 14.16

Dear Prof Kei Eguchi,

Thanks a lot for sending me the acceptance letter and official receipt of paper ID: ijies 3819.

Next, I will be waiting for the camera-ready version in order to online this manuscript.

Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

ijies3819: camera-ready

9 pesan

EGUCHI Kei <eguti@fit.ac.jp>
Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

25 Januari 2021 pukul 16.16

Dear author(s),

Thank you for your interest and support to IJIES.
I'd like to send the camera-ready version of your final manuscript.
(Note: To prevent illegal revision, the MS-Word file of the camera-ready version is not provided.)
Please check and confirm the attached file, and send the check result within ONE week.
*** Please indicate revised points clearly by coloring fonts.

Note:
The camera-ready process is only one time.
To avoid illegal revision, only small revision is permitted.

If you have any question, please contact us with your paper ID.

Best regards,
IJIES Editors

-----Original Message-----

From: 江口 啓
Sent: Friday, January 22, 2021 2:35 PM
To: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Subject: ijies3819: Acceptance letter

Dear Author(s),

Paper ID: ijies3819

It is our great pleasure to inform you that the contribution referenced above, for which you are listed as the corresponding author, has been accepted for the IJIES journal.
Congratulations!

The camera-ready version of your paper will be sent to you within a few weeks.

Best regards,
IJIES Editors.

From: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Sent: Friday, January 22, 2021 12:25 PM
To: ijies@inass.org
Cc: 江口 啓 <eguti@fit.ac.jp>
Subject: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof. Kei Eguchi,

Here I sent you the "signed" copyright and the 350 USD payment proof (paid invoice and transaction report) of our paper entitled:

Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation (Yohanes Artha Setiawan and Amirullah Amirullah) (Paper ID: IJIES 3819)

This is my email and I will be waiting for the online progress of this paper next.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

Pada tanggal Jum, 22 Jan 2021 pukul 07.33 EGUCHI Kei <mailto:eguti@fit.ac.jp> menulis:
Dear Author(s),

Paper ID: ijies3819

It is our great pleasure to inform you that the contribution referenced above, for which you are listed as the corresponding author, has been accepted for the 2nd review of the IJIES journal.
Congratulations!

*Important:

Please send your "signed" copyright and the payment proof of your publishing fee within one month.
Otherwise, your paper will be withdrawn.
The payment method will be sent from paypal. (Please check your mailbox carefully.)

*Publication fee: USD350 (tentative 14 pages: USD150 + USD50*4)

After we received these documents, the camera-ready version of your paper will be sent to you within a few weeks.
After your confirmation, the acceptance letter and receipt will be sent to you.

Best regards,
IJIES Editors.

-----Original Message-----

From: 江口 啓
Sent: Sunday, January 17, 2021 9:56 AM
To: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id>
Subject: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear author(s),

Please discard the previous e-mail.

The following is correct:
Thank you for your interest and support to IJIES.
We received your revised version.
It has been sent for reviewing.
The notification will be feedback within "one month".
Appreciate your patiently wait.

If you have any question, please contact us with your paper ID.

Best regards,
IJIES Editors

差出人: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id>
送信日時: 2021年1月17日 8:23

宛先: 江口 啓

件名: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof Kei Eguchi,

I send you the revised paper entitled "Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation"- Yohanes Artha Setiawan and Amirullah Amirullah (Paper ID Ijies3819).

I also send you the IJIES response letter for this manuscript.

I will be happy if you respond to this email.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya-Indonesia

Pada tanggal Kam, 10 Des 2020 pukul 05.00 Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id
<mailto:mailto:amirullah@ubhara.ac.id>> menulis:

Dear Prof. Kei Eguchi,

Thanks a lot for your information.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

Pada tanggal Rab, 9 Des 2020 pukul 13.39 EGUCHI Kei <mailto:eguti@fit.ac.jp<mailto:mailto:eguti@fit.ac.jp>> menulis:
Dear author(s),

Congratulations!

The 1st review for your paper was accepted.

However, we are sorry to inform you that your paper cannot be recommended for publication in IJIES, in its current form. Please revise your paper according to the attached reviewers' comments.

Please note that if your paper is still not satisfactorily revised or cannot be returned to us within TWO months from the date of this letter, your paper will not be recommended to the journal above.

Thanks for your understanding and cooperation.

Kind Regards,
IJIES Editors.

-----Original Message-----

From: 江口 啓

Sent: Tuesday, November 24, 2020 6:10 PM

To: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id<mailto:mailto:amirullah@ubhara.ac.id>>

Subject: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear author(s),

Thank you for your interest and support to IJIES.

I am hereby to confirm the delivery of your paper, Paper ID is " ijies3819".

It has been sent for reviewing.

The notification will be feedback within one month.

Appreciate your patiently wait.

If you have any question, please contact us with your paper ID.

Best regards,
IJIES Editors

From: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id<mailto:mailto:amirullah@ubhara.ac.id>>
Sent: Tuesday, November 24, 2020 5:48 PM
To: mailto:ijies@inass.org<mailto:mailto:ijies@inass.org>
Subject: Send Paper Amirullah Ubhara Surabaya Indonesia


Dear Prof. Kei Eguchi,

I send you the paper entitled Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation to IJIES (INASS Publisher).

I also attached the manuscript and cover letter to this email.

This is my email and thanks for your cooperation.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

 **2021063008.pdf**
720K

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Kepada: EGUCHI Kei <eguti@fit.ac.jp>
Cc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

26 Januari 2021 pukul 07.05

Dear Prof. Kei Eguchi,

Thanks a lot for sending me the camera-ready paper ID IJIES 3819.

In order to make perfect this paper, I have found a few mistakes in my paper to correct:

1. Abstract section (Page 82-pdf and marked in red font-doc):
 - (a) ".....source current harmonics (THDI) is revised to ".....source current THD".
 - (b) ".....source THDI" is revised to ".....source current THD".
2. Figure 5. ".....(D) load voltage (Vinj)" is revised to ".....(D) load voltage (VL)". (Page 89-pdf and marked in red font-doc).
3. Revision of the right border ".....and 0.909 % (LED)" (Page 93-pdf and marked in red font-doc).

I also attach a small revised file in doc.

This my email and thanks a lot for the response.

[Kutipan teks disembunyikan]

[Kutipan teks disembunyikan]

 **IJIES_Format_Amirullah_Ubhara Sby_Indonesia_Small Revision Camera Ready_26 Jan 2021.docx**
2413K

EGUCHI Kei <eguti@fit.ac.jp>
Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

26 Januari 2021 pukul 07.58

Dear Author(s),

Thank you for your confirmation.
Please see the attached file.

You completed all processes.
On 30/4/2021 (tentative), your paper will appear on the IJIES homepage.
Appreciate your patiently wait.

Congratulations!

Best regards,
IJIES Editors.

From: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Sent: Tuesday, January 26, 2021 9:06 AM
To: 江口 啓 <eguti@fit.ac.jp>
Cc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Subject: Re: ijies3819: camera-ready

Dear Prof. Kei Eguchi,

Thanks a lot for sending me the camera-ready paper ID IJIES 3819.

In order to make perfect this paper, I have found a few mistakes in my paper to correct:

1. Abstract section (Page 82-pdf and marked in red font-doc):
 - (a) ".....source current harmonics (THDI) is revised to ".....source current THD".
 - (b) ".....source THDI" is revised to ".....source current THD".
2. Figure 5. ".....(D) load voltage (Vinj)" is revised to ".....(D) load voltage (VL)". (Page 89-pdf and marked in red font-doc).
3. Revision of the right border ".....and 0.909 % (LED)" (Page 93-pdf and marked in red font-doc).

I also attach a small revised file in doc.

This my email and thanks a lot for the response.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

Pada tanggal Sen, 25 Jan 2021 pukul 16.16 EGUCHI Kei <mailto:eguti@fit.ac.jp> menulis:
Dear author(s),

[Kutipan teks disembunyikan]

From: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id>
Sent: Friday, January 22, 2021 12:25 PM
To: <mailto:ijies@inass.org>
Cc: 江口 啓 <mailto:eguti@fit.ac.jp>
Subject: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof. Kei Eguchi,

Here I sent you the "signed" copyright and the 350 USD payment proof (paid invoice and transaction report) of our paper entitled:

Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation (Yohanes Artha Setiawan and Amirullah Amirullah) (Paper ID: IJIES 3819)

This is my email and I will be waiting for the online progress of this paper next.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

差出人: Amirullah Ubhara Surabaya <mailto:mailto:amirullah@ubhara.ac.id>

送信日時: 2021年1月17日 8:23

宛先: 江口 啓

件名: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof Kei Eguchi,

I send you the revised paper entitled "Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation"- Yohanes Artha Setiawan and Amirullah Amirullah (Paper ID Ijies3819).

I also send you the IJIES response letter for this manuscript.

I will be happy if you respond to this email.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya-Indonesia

Pada tanggal Kam, 10 Des 2020 pukul 05.00 Amirullah Ubhara Surabaya <mailto:mailto:amirullah@ubhara.ac.id<mailto:mailto:mailto:amirullah@ubhara.ac.id>> menulis:


Dear Prof. Kei Eguchi,

Thanks a lot for your information.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

[Kutipan teks disembunyikan]

 **2021063008.pdf**
712K

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Kepada: EGUCHI Kei <eguti@fit.ac.jp>
Cc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

26 Januari 2021 pukul 08.17

Dear Prof. Kei Eguchi,

Thanks a lot for the final revision (camera-ready) of this paper ID IJIES 3819.

Now I will be waiting for the online manuscript process at the end of April 2021.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

2 Maret 2021 pukul 18.28

Kepada: Kei Eguchi <eguti@fit.ac.jp>
Cc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

Dear Prof. Kei Eguchi,

The IJIES journal Volume 14, Issue 2, April 2021 (30 April 2021) have been available online on <http://www.inass.org/ContentsPapers2021-2.html>.

But I could see my paper ID ijies3819 in this link.

You said to me before on 30/4/2021 (tentative) that my paper will appear on the IJIES homepage.

When will my paper actually appear on the IJIES homepage?

This is my email and thanks a lot for your response.


Regards,

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

----- Forwarded message -----

Dari: **EGUCHI Kei** <eguti@fit.ac.jp>
Date: Sel, 26 Jan 2021 pukul 07.58
Subject: RE: ijies3819: camera-ready
To: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

[Kutipan teks disembunyikan]

 **2021063008.pdf**
712K

EGUCHI Kei <eguti@fit.ac.jp>
Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

2 Maret 2021 pukul 18.42

Is it 30/4/2021 in your country today?

差出人: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
送信日時: 2021年3月2日 20:28
宛先: 江口 啓
CC: Amirullah Ubhara Surabaya
件名: Fwd: ijies3819: camera-ready

Dear Prof. Kei Eguchi,

The IJIES journal Volume 14, Issue 2, April 2021 (30 April 2021) have been available online on <http://www.inass.org/ContentsPapers2021-2.html>.

But I could see my paper ID ijies3819 in this link.

You said to me before on 30/4/2021 (tentative) that my paper will appear on the IJIES homepage.

When will my paper actually appear on the IJIES homepage?

This is my email and thanks a lot for your response.

Regards,

Dr. Amirullah
Universitas Bhayangkara Surabaya

Surabaya Indonesia

----- Forwarded message -----

Dari: EGUCHI Kei <eguti@fit.ac.jp<<mailto:eguti@fit.ac.jp>>>

Date: Sel, 26 Jan 2021 pukul 07.58

Subject: RE: ijies3819: camera-ready

To: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id<<mailto:amirullah@ubhara.ac.id>>>

Thank you for your confirmation.

Please see the attached file.

You completed all processes.

On 30/4/2021 (tentative), your paper will appear on the IJIES homepage.

Appreciate your patiently wait.

Congratulations!

Best regards,

IJIES Editors.

[Kutipan teks disembunyikan]

From: Amirullah Ubhara Surabaya <<mailto:amirullah@ubhara.ac.id><<mailto:amirullah@ubhara.ac.id>>>

Sent: Friday, January 22, 2021 12:25 PM

To: <mailto:ijies@inass.org><<mailto:ijies@inass.org>>

Cc: 江口 啓 <<mailto:eguti@fit.ac.jp><<mailto:eguti@fit.ac.jp>>>

Subject: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof. Kei Eguchi,

Here I sent you the "signed" copyright and the 350 USD payment proof (paid invoice and transaction report) of our paper entitled:

Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation (Yohanes Artha Setiawan and Amirullah Amirullah) (Paper ID: IJIES 3819)

This is my email and I will be waiting for the online progress of this paper next.

Dr. Amirullah

Universitas Bhayangkara Surabaya

Surabaya Indonesia

[Kutipan teks disembunyikan]

差出人: Amirullah Ubhara Surabaya <<mailto:amirullah@ubhara.ac.id><<mailto:amirullah@ubhara.ac.id>>>

送信日時: 2021年1月17日 8:23

宛先: 江口 啓

件名: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof Kei Eguchi,

I send you the revised paper entitled "Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation"- Yohanes Artha Setiawan and Amirullah Amirullah (Paper ID Ijies3819).

I also send you the IJIES response letter for this manuscript.

I will be happy if you respond to this email.

Dr. Amirullah

Universitas Bhayangkara Surabaya
Surabaya-Indonesia

Pada tanggal Kam, 10 Des 2020 pukul 05.00 Amirullah Ubhara Surabaya <mailto:mailto<mailto:mailto>:amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id><mailto:mailto<mailto:mailto>:mailto:mailto<mailto:mailto>:amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id>>> menulis:
Dear Prof. Kei Eguchi,

Thanks a lot for your information.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

[Kutipan teks disembunyikan]

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Kepada: EGUCHI Kei <eguti@fit.ac.jp>
Cc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

2 Maret 2021 pukul 19.06

Dear Prof Kei Eguchi,

I apologize to you base on your email Date: Sel, 26 Jan 2021 you said that on 30/4/2021 (tentative), my paper will appear on the IJIES homepage.

Is this date (30/4/2021) actual date or published date?

In PDF camera-ready paper it is written International Journal of Intelligent Engineering and Systems, Vol.14, No.3, 2021 (bottom of page).

Will my paper published on 30 June 2021 (Vol.14, No.3, 2021)?

This is my question and thanks a lot for your answer.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

EGUCHI Kei <eguti@fit.ac.jp>
Kepada: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

2 Maret 2021 pukul 20.14

> Will my paper published on 30 June 2021 (Vol.14, No.3, 2021)?

Yes. Please check the camera-ready version of your paper.

差出人: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
送信日時: 2021年3月2日 21:06
宛先: 江口 啓
CC: Amirullah Ubhara Surabaya
件名: Re: ijies3819: camera-ready

Dear Prof Kei Eguchi,

I apologize to you base on your email Date: Sel, 26 Jan 2021 you said that on 30/4/2021 (tentative), my paper will appear on the IJIES homepage.

Is this date (30/4/2021) actual date or published date?

In PDF camera-ready paper it is written International Journal of Intelligent Engineering and Systems, Vol.14, No.3, 2021 (bottom of page).

Will my paper published on 30 June 2021 (Vol.14, No.3, 2021)?

This is my question and thanks a lot for your answer.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

Pada tanggal Sel, 2 Mar 2021 pukul 18.42 EGUCHI Kei <eguti@fit.ac.jp<mailto:eguti@fit.ac.jp>> menulis:
Is it 30/4/2021 in your country today?

差出人: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id>>

[Kutipan teks disembunyikan]

[Kutipan teks disembunyikan]

From: Amirullah Ubhara Surabaya <mailto:amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id>>
<mailto:amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id>>>

Sent: Friday, January 22, 2021 12:25 PM

To: <mailto:ijies@inass.org><mailto:ijies@inass.org><mailto:ijies@inass.org<mailto:ijies@inass.org>>

Cc: 江口 啓 <mailto:eguti@fit.ac.jp<mailto:eguti@fit.ac.jp>><mailto:eguti@fit.ac.jp<mailto:eguti@fit.ac.jp>>>

Subject: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof. Kei Eguchi,

Here I sent you the "signed" copyright and the 350 USD payment proof (paid invoice and transaction report) of our paper entitled:

Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation (Yohanes Artha Setiawan and Amirullah Amirullah) (Paper ID: IJIES 3819)

This is my email and I will be waiting for the online progress of this paper next.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

差出人: Amirullah Ubhara Surabaya <mailto:mailto<mailto:mailto><mailto:mailto<mailto:mailto>>>:
amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id><mailto:amirullah@ubhara.ac.id<
<mailto:amirullah@ubhara.ac.id>>>>

送信日時: 2021年1月17日 8:23

宛先: 江口 啓

件名: Re: ijies3819: Send Paper Amirullah Ubhara Surabaya Indonesia

Dear Prof Kei Eguchi,

I send you the revised paper entitled "Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation"- Yohanes Artha Setiawan and Amirullah Amirullah (Paper ID Ijies3819).

I also send you the IJES response letter for this manuscript.

I will be happy if you respond to this email.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya-Indonesia

Pada tanggal Kam, 10 Des 2020 pukul 05.00 Amirullah Ubhara Surabaya <mailto:mailto<mailto:mailto><mailto:mailto<mailto:mailto>>:amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id><mailto:amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id>><mailto:mailto<mailto:mailto><mailto:mailto<mailto:mailto>>:mailto:mailto<mailto:mailto><mailto:mailto<mailto:mailto>>:amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id><mailto:amirullah@ubhara.ac.id<mailto:amirullah@ubhara.ac.id>>>> menulis:
Dear Prof. Kei Eguchi,

Thanks a lot for your information.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

[Kutipan teks disembunyikan]

Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Kepada: EGUCHI Kei <eguti@fit.ac.jp>
Cc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>
Bcc: Amirullah Ubhara Surabaya <amirullah@ubhara.ac.id>

2 Maret 2021 pukul 20.31

Dear Prof Kei,

It is okay. I understand now and thanks a lot for your information.

Dr. Amirullah
Universitas Bhayangkara Surabaya
Surabaya Indonesia

[Kutipan teks disembunyikan]

Lampiran 2

Bukti Pendukung

Lampiran 2.1

Naskah Makalah Submitted



Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation

Yohanes Artha Setiawan¹Amirullah Amirullah^{1*}

¹Electrical Engineering Study Program, Faculty of Engineering,
 Universitas Bhayangkara Surabaya, Surabaya 60231, Indonesia

* Corresponding author's Email: amirullah@ubhara.ac.id

Abstract: This paper aims to design and implement a single-phase dynamic voltage restorer (DVR) supplied by battery energy storage (BES) using load voltage controlled by the unit vector template generation (UVTG) method. The UVTG method on the DVR system is implemented using the Arduino-Uno hardware. LabVIEW-based interface simulation is used for monitoring the parameter in real-time during 80% voltage sag period i.e. source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power factor measurements are also carried out to obtain total harmonic distortion (THD) of the source current and load current. The single-phase DVR system is connected to load i.e. a 5-watt bulb lamp (linear-load), 5-watt fluorescent (FL) lamp (non-linear load), and 5-watt light-emitting diode (LED) lamp (non-linear load). During voltage sag, the single-phase DVR-BES system is able to maintain load voltage i.e. bulb lamp, FL lamp, and LED lamp of 216 volts, 256 volts, and 185 volts, respectively. The percentage of load voltage disturbance at voltage sag for each load is 6.4%, 26.13%, and 8.87%, respectively. The measurement of source power-factor with voltage sag results in source true power factor of three loads of 0.985 leading, 0.985 leading, and 0.990 leading respectively. On the same system with voltage sag, single phase DVR-BES is able to result in source THD for three loads of 1.523%, 1.523%, and 1.010% respectively. Then for the system with 80% voltage sag and three types of loads, the LHE lamp is able to result in the best performance because it is able to produce the highest source current power factor and the lowest source current THD. The THD value of source current during voltage sag also had met the IEEE 519.

Keywords: Single Phase DVR, BES, Arduino Uno, LabVIEW, Voltage Sag

1. Introduction

During the last decade, there has been an increase in the number of sensitive and critical loads. On the other hand, the use of these tools also has an impact on deteriorating Power Quality (PQ). Among a number of PQ problems, problems related to voltage mitigation are also of increasing importance from a sensitive load and customer point of view. PQ problems related to voltage i.e. voltage sag, voltage swell, voltage harmonics, fluctuations, interruptions, and imbalance. In accordance with IEEE 1346 [1] and IEEE 1159 [2] standards, the sag voltage is defined as the RMS (root mean square) AC voltage sag with a magnitude of 10%

to 90% of the nominal voltage, at power frequencies with a duration of 0.5 cycles to one minute. The voltage sag is caused by a single-phase short circuit to ground in the power system, starting in large-capacity induction motors, and sudden changes in the system connected to large loads [3]. Viewed from the system, the DVR is divided into two systems, namely one-phase DVR and three-phase DVR. Then three-phase DVR is connected to a 3 phase 3 wire (3P3W) or a 3 phase 4 wire (3P4W) system. Next, this paper will further focus on the design and implementation of single-phase DVRs to mitigate voltage sag at the source side and connect to a number of the linear/non-linear load. The simulation of low voltage single phase DVR based on the multilevel inverter to protect sensitive loads has been implemented

in [4]. The proposed model is able to compensate for the voltage sag and increase the PQ on the load side. A DVR topology using a cascaded multilevel direct pulse with modulation (PWM) ac-ac converter has been proposed in [5]. In this scheme, the unit cell of the multilevel converter consists of a single-phase ac-ac converter PWM using a switching cell (SC) structure that is paired with an inductor. The implementation of the phase shift PWM technique is capable of significantly reducing the size of the output filter inductor. One and three-phase DVR control schemes using PSCAD/EMTDC have been observed in [6]. The proposed system is able to compensate for a number of voltage sag variations and keep the load voltage constant. DVR control scheme with an ac-ac converter, based on voltage drop characterization has been investigated in [7] to reduce voltage drop with phase jumps. The superiority of the proposed control scheme is then validated on an ac-ac interphase converter topology. The vector-based one-phase DVR control using an improved synchronous reference frame (SRF) has been proposed in [8]. The vector analysis used in this control method during the voltage period was able to provide the magnitude and phase of the injection voltage.

The control methods to reduce sag voltages using a fuzzy logic controller (FLC) connected with sensitive loads [9] and distributed generation (DG) [10] have been proposed. The FLC control was used to generate pulses with the Sinusoidal Pulse Width Modulation (SPWM) technique at the output of an active filter circuit. Comparing to proportional-integral (PI) control, FLC control was able to provide better performance during voltage sag because it has more advantages in terms of resistance to parameter variations and system execution. A DVR with DG-connected FLC control also able to enhance voltage profiles, power quality, and reliability. Single-phase and three-phase DVRs use a single-phase ac to ac matrix converter to replace voltage source inverter (VSI), has been investigated by Matlab in [11],[12], and in PSCAD [13], at a number of variations in source voltage (sag, flicker, and unbalance). The single-phase DVR has been simulated in [14] and a special voltage detection method for single-phase DVRs has been introduced in [15]. The simulation results show that the DVR was able to maintain the nominal load voltage, despite interference and other abnormal conditions from the source side. The special detection method using double closed-loops of the proportional-resonant controller was also able to provide superior performance in voltage detection and compensation.

The DVR control scheme for reference voltage generation based on a single-phase Second Order Generalized Integrator-Phase Lock Loop (SOGI-PLL) using a series of active compensator has been observed in [16]. The proposed scheme is capable of dynamically responding, detecting, and rapidly compensating for

sag/swell voltages without and with phase jumps. A DVR that uses a multilevel H-bridge inverter with a capacitor as an energy source has been introduced in [17]. This configuration allows the DVR to connect directly to a medium-voltage network, eliminating the need for a series injection transformer and batteries. The DVR model was the same but uses a single H-Bridge inverter and a battery on sag/swell voltage disturbances connected to the non-linear load which has also been observed in [18]. Interline DVR on two same [19] and different voltage distribution lines [20] to restore voltage sag and harmonics has been introduced. When voltage sag and voltage distortion occur on one channel, the DVR on the same channel is able to perform voltage compensation and harmonics elimination, while the other DVR can recharge the energy to the DC-link to maintain the DC-link voltage constant.

In order to efficiently the number of equipment in the DVR circuit configuration, the implementation of a direct ac/ac converter on the DVR has been introduced in [21],[22]. The proposed configuration uses the minimum switches, did not require a dc-link energy storage element, and has a longer compensation time during sag/swell voltage disturbances. The compensation voltage for each phase is taken from each of the three-phase sources so that each converter was able to operate independently and is also able to compensate for single-phase blackouts and unbalance sag/swell voltages. The use of a single-phase Transformerless DVR (TDVR) to mitigate the sag/swell voltage has been observed in [23]. The proposed configuration was capable of reducing system size and losses compared to DVR which using a series transformer. The single-phase interactive channel DVR using the sag voltage detection algorithm has been developed in [24]. The detection algorithm has a hybrid structure consisting of a momentary detection section and a RMS variation detection section. The DVR development could compensate for input voltage sag or interrupt in 2.0-ms delay and can be used effectively for sensitive loads.

The single-phase DVR with synchronous reference frame control under distorted source conditions has been applied in [25]. The proposed control using a moving average filter (MAF) is capable of extracting positive sequence fundamental components as well as being able to mitigate voltages sag and distorted source voltages. The single-phase DVR using elliptical restoration-based voltage compensation to correct the power factor on the source side has been proposed in [26]. The active and reactive voltage components and centrifugal angles are used to formulate an elliptical compensation path. So that the voltage will be in-phase with the load current using precise control of the DVR injection voltage. The optimization of the voltage injection technique in DVR to protect sensitive loads has been observed in [27]. The recursive least square (RLS) method is used to estimate

the magnitude and phase of the voltage in order to minimize the amplitude of the injection voltage. Meanwhile, repetitive control was proposed to track the compensation voltage. Both controls are suitable for sinusoidal reference and are reliable for mitigating harmonics, sags, and swell distortions.

Energy storage in single or three-phase DVR circuits related to the capacity and type of energy storage has become the attention of many researchers. The determination of the two parameters relates to the ability and duration of the energy storage to supply real power to the inverter during a fault. Unbalanced voltage compensation in 3P3W system using DVR using a super capacitor has been investigated in [28]. The proposed DVR configuration uses a control based on the d-q-0 and Proportional Integral (PI) transformation technique and is further coded using a digital signal processor (DSP). DSP control and super capacitor implementation can mitigate unbalanced voltage disturbances. A compressed air energy storage powered dynamic voltage restorer (CAESPDR) with ANFIS control has been proposed in [29] to compensate for unbalanced sag/swell voltages and harmonics. The single-phase DVR configuration using a hybrid energy storage system (HES) has been developed in [30]. The HES series consists of superconducting magnetic energy storage (SMES) in collaboration with battery energy storage (BES) on a DC type DVR. The proposed HES concept integrated with fast response large power SMES unit and low-cost high capacity BES can further be implemented in large scale DVR development.

In this paper, BES is proposed as energy storage and implemented in single-phase DVR using load voltage control with the UVTG method and connected to linear/non-linear loads. The UVTG method on the DVR system is implemented using the Arduino-Uno microcontroller hardware. The LabVIEW-based interface simulation is used to monitor electrical quantities in real-time during the voltage sag period i.e. source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power factor measurements are also carried out to obtain the total harmonic value or Total Harmonic Distortion (THD) of the source current and load current.

This paper is arranged as follows. Section 2 presents the proposed method, UVTG method, percentage of voltage sag, true power factor and harmonic, single-phase DVR-BES using LabVIEW, as well as hardware and software implementation, Section 3 presents results and discussion of the source voltage, injection voltage, load voltage, DC-link voltage, source current, load current, percentage of voltage sag, true power-factor, and current THD which analyzed from data measured by Arduino-Uno and monitored by LabVIEW. In this section, the system connected to the linear/non-linear load with and without voltage sag is selected to present the best performance single-phase DVR-BES system

connected to three different types of load during voltage sag. Finally, this paper is concluded in Section 4. All manuscripts must be in English. These guidelines include complete descriptions of the fonts, spacing, and related information for producing your proceedings manuscripts. Table 1 shows the abbreviations used in this paper.

Table 1. Abbreviation

Symbol	Description
PQ	Power Quality
DVR	Dynamic Voltage Restorer
BES	Battery Energy Storage
UVTG	Unit Vector Template Generation
THD	Total Harmonic Distortion
Pf_{true}	True Power Factor
FL	Fluorescent
LED	Light Emitting Diode
DG	Distributed Generation
3P3W	Three Phase Three Wire
3P4W	Three Phase Four Wire
SPWM	Sinusoidal Pulse Width Modulation
CB	Circuit Breaker
RMS	Root Mean Square
GUI	Graphic User Interface

2. Research Method

2.1. Proposed Method




Fig. 1. Proposed single phase DVR-BES connected to linear/non-linear load

Fig. 1 shows a single-phase DVR supplied by BES using load voltage control with the UVTG method. The DVR is a tool that functions to compensate for the load voltage in the event of a voltage sag disturbance on the source bus at a level of 0.1 to 0.9 per unit. The UVTG method on the DVR system is implemented using the Arduino-Uno microcontroller hardware. LabVIEW-based interface simulation is used to monitor electrical quantities in real-time during the voltage sag period i.e. source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power-factor measurements are also carried out to obtain the THD value of the source current and load current. There are two cases in this study, the source without voltage sag, and with an 80% voltage sag. In

each case, the single-phase DVR system is supplied by BES connected to a 5-watt bulb lamp (linear load), 5 watt FL lamp (non-linear load), and 5 watts LED lamp (non-linear load), so the total selected case is six. The CB1, CB2, and CB3 are used to connect and disconnect links to three linear/non-linear loads. The DVR-BES system configuration is then run based on a predetermined case using Arduino-Uno microcontroller interfaced communication and the results are simulated and monitored in real-time by a LabVIEW.

2.1 Unit Voltage Template Generation Method

The series active filter protect sensitive loads against several voltage disturbances from the source bus. In [31], the control method of source and load voltage in a three-phase series active filter has been discussed. Using the same procedure, the authors propose the same method for single-phase series active filter control as shown in Fig. 2. This method extracts UVTG from the distorted input supply. Then, the template is expected to be an ideal sinusoidal signal with a unity amplitude. The source of the distorted voltage is measured and divided by the peak amplitude fundamental input voltage V_m .




Fig. 2. UVTG control on single phase series active filter

A single-phase locked loop (PLL) is used in order to generate sinusoidal unit vector templates with a phase lagging by the use of the sine equation. The reference signal of the load voltage is calculated by multiplying the unit vector templates with the peak amplitude of the fundamental input voltage V_m . The load reference voltage (V_L^*) is then compared to the sensed load voltage (V_L) by a SPWM controller used to generate the desired four gating signal on a single-phase series active filter.

2.2 Percentage of Voltage Sag

The recommended standard of practice on monitoring voltage sag/swell as part of electric power quality parameters is IEEE 1159 [2]. This standard presents the definition and table of voltage sag base on categories (instantaneous, momentary, temporary) typical duration, and typical magnitude. The percentage of voltage sag is formulated in Eq. (1) [31].

$$Sag (\%) = \frac{|V_{pre_sag} - V_{sag}|}{V_{pre_sag}} \quad (1)$$

2.3 True Power Factor and Harmonics

The true power factor at the load is defined as the ratio of average power to apparent power. The true power factor for both sinusoidal and nonsinusoidal situations is presented in Eq. (2) [32].

$$pf_{true} = \frac{P_{avg}}{S} = \frac{P_{avg}}{V_{rms} I_{rms}} \quad (2)$$

$$V_{rms} = V_{1rms} \sqrt{1 + (THD_V/100)^2} \quad (3)$$

$$I_{rms} = I_{1rms} \sqrt{1 + (THD_I/100)^2} \quad (4)$$

By substituting Eq. (3) and Eq. (4) into Eq. (2), the true power factor results in Eq. (5) for both sinusoidal and nonsinusoidal cases [32].

$$pf_{true} = \frac{P_{avg}}{V_{1rms} I_{1rms} \sqrt{1+(THD_V/100)^2} \sqrt{1+(THD_I/100)^2}} \quad (5)$$

A useful simplification can be made by expressing Eq. (5) as a product of two components defined in Eq. (6).

$$pf_{true} = \frac{P_{avg}}{V_{1rms} I_{1rms}} \times \frac{1}{\sqrt{1+(THD_V/100)^2} \sqrt{1+(THD_I/100)^2}} \quad (6)$$

By making the following two assumptions: (1) In most cases, the contributions of harmonics above the fundamental to average power are very small, so that is $P_{avg} \approx P_{1avg}$ and (2) Since THD_V is less than 10%, then from (12) we see that $V_{rms} \approx V_{1rms}$. Then, merging both assumptions into Eq. (6) results in the following approximate function for the true power factor presented in Eq. (7) [32].

$$pf_{true} = \frac{P_{1avg}}{V_{1rms} I_{1rms}} \times \frac{1}{\sqrt{1+(THD_I/100)^2}} \quad (7)$$

$$= Pf_{displacement} \times Pf_{distorted}$$

Because displacement power factor (Pf_{disp}) could never be greater than unity, Eq. (7) shows that the true power factor in non-sinusoidal cases has the upper limit so finally its function is defined in Eq. (8).

$$pf_{true} \leq Pf_{distorted} = \frac{1}{\sqrt{1+(THD_I/100)^2}} \quad (8)$$

2.4 Single Phase DVR-BES using LabVIEW

The implementation of the single-phase DVR-BES system consists of several stages. That stage i.e. create a single-phase series active filter, create a gate driver to trigger the MOSFET in the series active filter, create a SPWM program to drive the gate driver as an inverter trigger and create a monitoring program in LabVIEW. Fig. 3 presents a schematic diagram of a single phase DVR-BES system.

Fig. 3 shows that the BES and series active filters play an important role in compensating for the voltage sag on a single-phase DVR. The step-up transformer that is installed in a series against the load functions to inject the voltage from the series active filter to the load. The main energy source for series active filters uses BES DC voltage 12 V with a capacity of 7.2 Ah. The process of changing the DC to AC voltage begins with the Arduino Nano SPWM microcontroller providing Sinusoidal SPWM pulses to the Gate Driver circuit which has the main component of the TLP 250 Optocoupler IC, then the Gate Driver circuit triggers the IRFP250 MOSFET gate on a series active filter circuit cross-like as an electric current cycle in the circuit bridge diode rectifier. So that it will produce an AC output from a series active filter circuit. The output voltage of the series active filter is an AC voltage of 7 V depending on the battery voltage conditions, which will then be increased to an AC voltage of 220 V using a step-up transformer. The step-up series transformer has a power of 600 VA with a primary AC input voltage of 7.2 V and a secondary AC output voltage of 220 V. The goal is that the series active filter is able to inject enough power to compensate for the sag voltage at a level of 10% to 90%.




Fig. 3. A schematic diagram of single phase DVR-BES

The Arduino Nano flip-flop functions as a timer to run system simulations using a single-phase DVR-BES without and with sag voltage. The Arduino nano has been programmed with a flip-flop program with the 1-second case instructing the relay to turn "on" as a representation of the system experiencing sag voltage and 1 second ordering the relay to turn "off" as a representation of the system without experiencing sag voltage. This timer is expected to function when there is a sag voltage and automatically orders a single-phase active filter to inject a voltage compensation into the load so that the load voltage will remain stable.

The Arduino Uno interface functions as a medium for receiving data from voltage sensors and current sensors that are measuring the amount of

electricity in the DVR circuit and sending the data to a personal computer (PC) with LabVIEW software. Curves and data displayed in LabVIEW i.e. source voltage, load voltage, injection voltage, DC-link voltage, source current, and load current respectively. The display form implemented in LabVIEW is in the form of graphs and number indicators. With a graphic display, the reader will find it easier to observe the wave condition both voltage and current during the system condition without and with voltage sag. All data displayed in LabVIEW is real-time and continuous data as long as the single-phase DVR-BES system is operated to the system. In addition to using the LabVIEW, data collection is also carried out by the cosphi meter to determine the value of the true power factor of source and load as a basis for determining the harmonic of source and load currents. The single-phase DVR-BES system connected to three linear/non-linear loads i.e. bulb lamp 5 W (linear), FL lamp 5 W (non-linear), LED lamp 5 W (non-linear) respectively.

2.5 Hardware and Software Implementation

The LabVIEW interface software diagram consists of the main program in the form of a Graphic User Interface (GUI) which functions to run all indicators and controls on the front panel. Fig. 4 shows the model of the single-phase DVR-BES hardware circuit. The nominal parameter is presented in Table 2.

Table 2. Nominal of device parameter

Devices	Design Values
Single phase source voltage	220 V
Frequency	50 Hz
Series transformer (<i>step-up</i>)	600 VA 7,2/220 V
Main transformer (CT)	3 A
Current sensor ACS 712	5A
Relay	1 device
Arduino uno (Interface)	1 device
Arduino nano (Flip-Flop)	1 device
Arduino nano (SPWM)	1 device
Load resistor	0.4 ohm
Load inductor	15 mH
Cos-phi-meter	1 device
Battery	12 V/7.2 Ah
DC-link capacitor	1000 μ F
Bulb lamp load	5 W
FL lamp load	5 W
LED lamp load	5 W




Fig. 4. Single-phase DVR-BES hardware

Where A: Load; B: Cos-phi-meter; C: Arduino Uno; D: Voltage sensor transformer; E: Current sensor; F: Arduino nano SPWM; G: Relay 1 (4 Channel); H: Arduino nano flip-flop; I: Two relays (220V-AC); J: Gate driver optocoupler; K: Series active filter (C_{DC}, L_1, C_1); L: Series active filter; M: Load impedance (R_C, L_C); (R_C, L_C); N: Series transformer filter (L_{SC}); O: Main transformer; P: Source current sensor; Q: Gate driver transformer; R: Series transformer.

Fig. 5 shows the overall GUI program design and the component parts of the single-phase DVR-BES. In order for the LabVIEW software interface on the PC to communicate with the Arduino Uno, a program is needed to communicate the two devices. The communication program used by Lifa Base. Lifa Base is the driver for Arduino Uno in connecting data communication with PC. Lifa Base is the default program from Arduino when users install LabVIEW.




Fig. 5. Software design using LabVIEW interface

Table 3. Performance of voltage, current, and sag percentage of the single-phase DVR supplied by BES

No.	Load Type	V_S (V)	V_{inj} (V)	V_L (V)	I_S (A)	I_L (A)	$V_{DC-Link}$ (V)	Sag (%)
Without Voltage Sag								
1.	Bulb Lamp	203	0	203	0.208	0.166	13.03	0
2.	FL Lamp	203	0	203	0.208	0.083	13.03	0
3.	LED Lamp	203	0	203	0.270	0.166	13.03	0
With Sag Voltage								
4.	Bulb Lamp	44.7	168	216	0.228	0.145	8.20	6.40
5.	FL Lamp	50.3	200	256	0.166	0.208	7.33	26.13
6.	LED Lamp	49.1	133	185	0.249	0.789	8.06	8.87



3. Results and Discussion

Fig. 1 shows a series of DVR supplied by BES connected to a load of Bulb, FL, and LED respectively. The series transformer connected to the load functions to inject the voltage from the series active filter during voltage sag disturbance. The Arduino Nano Flip-Flop is used as a timer to run simulated data collection. The cycle timer applied to the DVR is 1 second on and 1 second off. The data collection period is carried out with a LabVIEW simulation for 3 seconds, with a sag voltage duration of 80% between 1 second to 2 seconds. Data collection is carried out at 1.5 seconds from the curve of the source voltage (V_S), injection voltage (V_{inj}), load voltage (V_L), DC-link voltage ($V_{DC-Link}$), source current (I_S), and load current (I_L), curves. The true power-factor (Pf_{true}) data in the source bus and load bus is measured from the cos-phi meter.

Using the same LabVIEW simulation procedure and period, data collection is also carried out without the voltage sag. Percentage of load voltage sag is calculated using Eq. (1) with a pre-sag voltage of 203 V. Base on true power-factor, then harmonics current is measured using Eq. (8). Table 3 presents the performance of voltage, current, and sag percentage of the single-phase DVR supplied by BES without and with voltage sag disturbance. Table 4 presents the performance of true power factor and harmonics of the single-phase DVR supplied by BES without and with voltage sag disturbance. Fig. 6, Fig. 7, and Fig. 8 show curves of voltage, current, and sag percentage of the single-phase DVR supplied by BES connecting to bulb lamp, FL lamp, and LED lamp load respectively.

Table 4. Performance of power factor and harmonics of the single-phase DVR supplied by BES

No.	Load Type	Pf_s	Pf_L	THD_s (%)	THD_L (%)
Without Voltage Sag					
1.	Bulb Lamp	0.850	0.999	17.647	0.1001
2.	FL Lamp	0.900	0.999	11.111	0.1001
3.	LED Lamp	0.990	0.999	1.010	0.1001
With Sag Voltage					
4.	Bulb Lamp	0.985	0.998	1.523	0.2040
5.	FL Lamp	0.985	0.994	1.523	0.6040
6.	LED Lamp	0.990	0.975	1.010	2.5640

Fig. 6. Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to bulb lamp load using LabVIEWFig. 7. Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to FL lamp load using LabVIEW




Fig. 8. Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to LED lamp load using LabVIEW

Fig. 6 shows the simulation curve of the sag voltage on a single-phase DVR system supplied by a BES connected to a bulb lamp load. The voltage sag disturbance lasts from $t = 1$ to $t = 2$ seconds with a total simulation time of 3 seconds. The measurements on all simulation parameters curves are carried out at seconds $t = 0.5$ seconds. At $t = 1$, the source voltage (V_S) drops from 230 V to 44.7 V, and the series transformer injects a voltage (V_{Inj}) of 168 V so that the load voltage (V_L) remains constant at 216 V. In this disturbance condition the value of the source current (I_S) is 0.228 A and the load current (I_L) drops to 0.45 A. To keep the load voltage (V_L) maintain constant, BES releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 8.20 V.

Fig. 7 shows the simulation curve of sag voltage on a single-phase DVR system supplied by the connected BES to the FL lamp load. At $t = 1$ the source voltage (V_S) drops from 230 V to 50.3 V and the series transformer injects a voltage (V_{Inj}) of 200 V, so that the load voltage (V_L) remains constant at 256 V. During the duration of the sag voltage, the capacitance effect of the capacitor component able to store charge on the FL lamp load, causing the load voltage value to exceed the source voltage. In the disturbance conditions, the value of the source current (I_S) is 0.166 A and the load current drops to 0.208 A. To keep the load voltage maintain constant, BES releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 7.33 V.

Fig. 8 shows a simulation curve voltage sag on a single-phase DVR system supplied by BES connects to the LED lamp load. At $t = 1$ the source voltage (V_S) drops from 230 V to 49.1 V and the series transformer injects a voltage (V_{Inj}) of 133 V so that the load voltage (V_L) remains constant at 185 V. During the disturbance conditions, the value of the source current (I_S) is 0.249 A, and the load current increases to 0.789 A. To keep the load voltage maintain constant, BES then releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 8.06 V.




Fig. 9. Performance of sag percentage for single phase DVR-BES system on three load type

Fig. 9 shows that for the system without sag voltage, the series active filter circuit and series transformer on a single-phase DVR-BES system is not able to inject voltage into the load, so produces a percentage change in load voltage of 0%. Otherwise if the system with sag voltage, the single-phase DVR-BES system is able to maintain the load voltage i.e. bulb lamp, FL lamp, and LED lamp of 216 V, 256 V, and 185 V, respectively. The percentage of load voltage disturbance for the system with sag voltage

for the three loads type are 6.4%, 26.13%, and 8.87%, respectively.




Fig. 10. Performance of source true power-factor for single phase DVR-BES system on three load type

Fig. 10 shows the measurement of source true power-factor without voltage sag of the bulb lamp has the worst true power-factor (Pf_{true}) of 0.850 leading compared to a FL lamp of 0.900 leading and an LED lamp of 0.909 leading. Otherwise for the system with voltage sag, the single-phase DVR-BES system produces source true power factor (Pf_{true}) for a bulb lamp, FL lamp, and LED lamp of 0.985 leading, 0.985 leading, and 0.990 leading respectively.




Fig. 11. Performance of load true power-factor for single phase DVR-BES system on three load type

Fig. 11 shows the measurement of load power-factor without voltage sag for all load categories results in the same true power factor (Pf_{true}) of 0.999 leading. Otherwise, for the system with voltage sag is able to result load true power factor (Pf_{true}) i.e. bulb lamp, FL lamp, and LED lamp of 0.975 leading, 0.998 leading, and 0.994 leading respectively.




Fig. 12. Performance of source harmonics for single phase DVR-BES system on three load type

Fig. 12 shows that the system without sag voltage is able to produce the source THD for bulb lamp, FL lamp, and LED lamp of 17.647%, 11.111%, and 1.010% respectively. Otherwise, for the same

system with sag voltage is able to result source THD for bulb lamp, FL lamp, and LED lamp of 1.523%, 1.523%, and 1.010% respectively.




Fig. 13. Performance of load harmonics for single phase DVR-BES system on three load type

Fig. 13 shows that the system without voltage sag is able to produce the same load THD for bulb lamp, FL lamp, and LED lamp of 0.1001%. Otherwise, for the same system with voltage sag is able to result load THD for bulb lamp, FL lamp, and LED lamp of 0.204%, 0.604%, and 2.564% respectively. Fig 10 and Fig. 11 shows in the case of voltage sag and three types of loads, the LHE lamp is able to result in the best performance because it is able to produce the highest source true power factor of 0.990 and the lowest source current THD of 1.010%. The THD value of source current and load current in voltage sag also had met the IEEE 519.

4. Conclusion

The system using a single-phase DVR supplied by BES with load voltage controlled by a UVTG method has been implemented. The model is connected to three types of linear/non-linear load i.e. bulb lamp, FL lamp, and LED lamp. This configuration is proposed to mitigate 80% voltage sag using the Arduino-Uno hardware and monitored by LabVIEW simulation in real-time. The investigated parameter are source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power-factor measurements are also carried out to obtain the harmonics of the source current and load current. During voltage sag, the single-phase DVR-BES system is able to maintain load voltage for all types of loads. From the system with voltage sag and three different types of loads, the LHE lamp is able to result in the best performance because it is able to produce the highest source current power factor and the lowest source current THD. The THD value of source and load current with voltage sag also had met the IEEE 519.

In a system using a single-phase DVR-BES connected to the FL load, there is a significant increase in load voltage of 256 V compared to the source voltage. The percentage of sag voltage for FL lamps also increased by 26.13% and has far exceeded

the value of 5%. The implementation of a single-phase bidirectional inverter circuit as the interface between the BES and series active filters can be proposed as future work to overcome this problem.

Conflicts of Interest

The authors declare no conflict of interest.

Author Contributions

Conceptualization, Y.A. Setiawan and A. Amirullah; methodology, Y.A. Setiawan and A. Amirullah; software, Y.A. Setiawan; validation, Y.A. Setiawan; formal analysis, Y.A. Setiawan and A. Amirullah; investigation, Y.A. Setiawan and A. Amirullah; resources, Y.A. Setiawan; data curation, Y.A. Setiawan; writing—original draft preparation, Y.A. Setiawan; writing—review and editing, Y.A. Setiawan; visualization, Y.A. Setiawan; supervision, A. Amirullah; project administration, Y.A. Setiawan; funding acquisition, A. Amirullah. All authors read and approved the final manuscript.

Acknowledgements

The authors would like to acknowledge to Institutions of Research and Community Service Universitas Bhayangkara Surabaya, for funding to this research base on Decree Letter Number 65/XI/2020/UBHARA date 19 November 2020.

References

- [1] IEEE Std. 1346. IEEE recommended practice for evaluating electric power system compatibility with electronic process equipment; 1998.
- [2] IEEE Std. 1159. IEEE recommended practice for monitoring electric power quality; 1995.
- [3] M. Farhadi-Kangarlu, E. Babaei, and F. Blaabjerg, “A Comprehensive Review of Dynamic Voltage Restorers”, *Electrical Power and Energy Systems*, Vol. 92, pp. 136–155. 2017.
- [4] V.V. Ghatge and A.V. Naik, “Implementation of Multilevel Inverter”, *2nd International Conference on Computing Methodologies and Communication, Erode (ICCMC)*, India, pp. 856-859, 2018.
- [5] S. Kim, H-G. Kim, and H. Cha, Dynamic Voltage Restorer Using Switching Cell Structured Multilevel AC-AC Converter, *IEEE Transactions on Power Electronics*, Vol. 32, Issue. 11, pp. 1-13, 2017.
- [6] A.K. Gupta and P. Gupta, A Novel Control Scheme for Single and Three phase Dynamic Voltage Restorer Using PSCAD/EMTDC, *International Conference on Smart Electric Drives and Power System (ICSEDPS)*, Nagpur, India, pp. 44-49, 2018.
- [7] S. Jothibas and M.K. Mishra, “A Control Scheme for Storageless DVR Based on Characterization of Voltage Sags”, *IEEE Transactions on Power Delivery*, Vol. 29, Issue. 5, pp. 1-9, 2014.
- [8] D. N. Katole, M. B. Daigavane, S. P. Gawande, and P. M. Daigavane, “Vector based analysis for design of single phase SRF controller in Dynamic Voltage Restorer”, *IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES)*, Chennai, India, pp.1-6, 2018.
- [9] P. Narnaware and V.A. Huchche, “Control Methods to Mitigate Voltage Sag Using Dynamic Voltage Restorer”, *International Conference on Smart Electric Drives and Power System*, Nagpur, India, pp. 147-150, 2018.
- [10] M.T. Hagh, A.Shaker, F. Sohrabi, and I.S. Gungel, “Fuzzy-based controller for DVR in the presence of DG”, *9th International Conference on Theory and Application of Soft Computing, Computing with Words and Perception, ICSCCW*, Budapest, Hungary, pp. 684-690, 2017.
- [11] E. D. Rosli, M. N. Hidayat, S. Z. Mohammad Noor, and N. Hamzah, “Investigation on single phase ac-ac dynamic voltage restorer towards mitigate voltage sag”, *IEEE Symposium on Computers & Informatics (ISCI)*, Langkawi, Malaysia, pp. 206-211, 2013.
- [12] E. Diyana binti Rosli, M. Nabil bin Hidayat, Rahimi bin Baharom, “Single phase AC-AC dynamic voltage restorer”, *International Conference on Power Electronics and Drive Systems (PEDS)*, Kitakyushu, Japan, pp. 1257-1262, 2013.
- [13] Al. Zargar and S.M. Barakati, “A New Dynamic Voltage Restorer Structure Based on Three-Phase to Single-Phase AC/AC Matrix Converter”, *The 20th Iranian Electrical Power Distribution Conference (EPDC)*, Zahedan, Iran, pp.234-238, 2015.
- [14] BLS Shraddha, Sonicka R, S.J. Pillai, S. Modi “Simulation and Analysis of Dynamic Voltage Restorer”, *3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)*, Bangalore, India, pp. 1388-1393, 2018.
- [15] K. Gai, K. Bi, S. Fan, and L. Sun, “A Method of Voltage Detection Specific to Single-Phase Dynamic Voltage Restorer”, *IEEE Transportation Electrification Conference and*

- Expo, Asia-Pacific (ITEC Asia-Pacific)*, Harbin, China, pp. 1-4, 2017.
- [16] H. Kumar Yada and M.S.R Murthy, "Operation and Control of Single-Phase DVR based on SOGI-PLL", *IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES)*, Trivandrum, India, pp. 1-5, 2016.
- [17] S. Galeshi and H. Iman-Eini, "Dynamic Voltage Restorer Employing Multilevel Cascaded H-Bridge Inverter", *IET Power Electronics*, Vol. 9, Issue. 11, pp. 1-9, 2016.
- [18] P.B. Shendge, S. Natthuji Charde, and S. H. Pawar, "Dynamic Voltage Restorer Based on H-Bridge Inverter with Non-Linear Load", *3rd International Conference for Convergence in Technology (I2CT)*, Pune, India, pp. 1-6, 2018.
- [19] R. Nittala, A.M. Parimi, and K.U. Rao, "Comparing the Performance of IDVR for Mitigating Voltage Sag and Harmonics with VSI and CSI as Its Building Blocks", *IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES)*, Kozhikode, India, pp. 1-5, 2015.
- [20] H.M. Wijekoon, D.M. Vilathgamuwa and S.S. Choi, "Interline Dynamic Voltage Restorer: an Economical Way to Improve Interline Power Quality", *IEE Proceedings Generation, Transmission and Distribution*, Vol. 150, Issue. 5, pp. 513-520, 2003.
- [21] E. Babaei, M. Farhadi Kangarlu, and M. Sabahi, "Compensation of Voltage disturbances in distribution systems using single-phase dynamic voltage restorer", *Electric Power Systems Research*, Vol. 80, pp. 1413–1420, 2010.
- [22] E. Babaei and M. Farhadi Kangarlu, "Operation and Control of Dynamic Voltage Restorer using Single-Phase Direct Converter", *Energy Conversion and Management*, Vol. 52, pp. 2965-2972, 2011.
- [23] A. Benhail and V. Kumar, "Modeling and Simulation of a Single Phase Transformer Less Dynamic Voltage Restorer (TDVR) For Domestic Application", *International Conference on Innovations in Electrical, Electronics, Instrumentation and Media Technology (ICIEEIMT)*, Coimbatore, India, pp. 364-366, 2017.
- [24] B. Bae, J. Lee, J. Jeong, and B. Han, "Line-Interactive Single-Phase Dynamic Voltage Restorer With Novel Sag Detection Algorithm", *IEEE Transactions on Power Delivery*, Vol. 25, Issue. 4, pp. 2702-2709, 2010.
- [25] D.N. Katole, M.B. Daigavane, S.P.Gawande, and P.M. Daigavane, Analysis, Design, and Implementation of Single Phase SRF Controller for Dynamic Voltage Restorer under Distorted Supply Condition, *15th International Symposium on District Heating and Cooling Assessing the Feasibility of using The Heat Demand-Outdoor Temperature Function for a Long-Term (PECCON)*, Chennai, India, pp. 716-723, 2017.
- [26] J. Ye, H.B. Gooi, B. Wang, Y. Li, and Y. Liu, "Elliptical Restoration Based Single-Phase Dynamic Voltage Restorer for Source Power Factor Correction", *Electric Power Systems Research*, Vol. 166, pp. 199-209, 2019.
- [27] J.R.S. Martins, D.A. Fernandes, F.F. Costa, M.B.R. Correa, A.J. Sguarezi Filho, E.R.C. da Silva, Optimized Voltage Injection Techniques for Protection of Sensitive Loads, *Electrical Power and Energy Systems*, Vol. 116, pp.1-7, 2020,
- [28] R. Omar and N.A. Rahim, "Voltage Unbalanced Compensation using Dynamic Voltage Restorer Based on Supercapacitor", *Electrical Power and Energy Systems* Vol. 43, pp. 573–581, 2012.
- [29] C.K. Sundarabalan, N. Tejasree, R.V. Shankar, Yeseswini Puttagunta, and V. Vignesh, "Compressed Air Energy Storage Powered Dynamic Voltage Restorer for Voltage Compensation in Three-Phase Distribution System", *Sustainable Cities and Society* Vol. 46, pp. 1-11, 2019.
- [30] T. Li, L. Zeng, Q. Huang, X.D. Liu, Y. Liu, Q. Xie, X.Y. Chen, "A DC-Type Dynamic Voltage Restorer Based on Hybrid Energy Storage", *International Conference on Applied Superconductivity and Electromagnetic Devices*, Tianjin, China, pp. 1-2, 2018.
- [31] A. Kiswantono, E. Prasetyo, and Amirullah, "Mitigation Voltage Sag/Swell and Harmonics Using DVR Supplied by BES and PV System", *Electrical Power, Electronics, Communications, Controls and Informatics Seminar (EECCIS)*, Batu, East-Java, Indonesia, pp. 36-41, 2018.
- [32] W.M. Grady and R.J. Gilleskie, "Harmonics and How They Relate to Power Factor", *EPRI Power Quality Issues & Opportunities Conference (PQA'93)*, San Diego, California, USA, pp.1-8, 1993.

Lampiran 2.2

Cover Letter

International Journal of Intelligent Engineering and Systems (IJIES)

Cover Letter

<http://www.inass.org>

Please complete this form and send it to us with your manuscript.

Title of a corresponding author (Prof./Assoc.Prof./Assis.Prof./Dr./Mr./Ms.) * Choose either	Prof. / Assoc.Prof. / Assis.Prof. / Dr. / Mr. / Ms.
Full Name and Surname of Corresponding Author	Amirullah Amirullah(Full Name), Amirullah (Surname)
Paper Title	Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation
Co-author(s)	Yohanes Artha Setiawan
Organization	Electrical Engineering Study Program, Faculty of Engineering, Universitas Bhayangkara Surabaya, Surabaya 60231
Country	Indonesia
E-mail	amirullah@ubhara.ac.id

Publication Option:

Please **delete** either:

✓ **Rapid Publication + Format Correction: (USD 150)**

Accepted papers will be published **about 4 months later**.

(* **Paypal** is the only payment method. The bank transfer is not supported.)

The review process of IJIES consists of two processes: 1st review and 2nd review. Each process requires **about 1 month** to review your manuscript.

Note: Please submit your 1st version with a **twin-column format to clarify the page length** of your manuscript. **The extra fee USD100 will be requested if authors do not use the "IJIES Format.docx".**

----- Please read the following conditions carefully -----

Before Submission

Please confirm the following terms.

- ✓ **The paper length is more than 8 pages. (Max. 10 pages.)**
(If the page length exceeds 10 pages, the **extra page charge USD50 per extra page** will be requested.)
- ✓ **The paper is not Survey Research (or Review paper).**
- ✓ **All figures/tables/equations are original works.**
- ✓ **All figures/tables are clear.**
(The letter of figures is **10-point Times New Roman.**)
- ✓ **The full name of authors is given in your manuscript.**
- ✓ **Manuscript submitted to the IJIES journal signifies that it has not been published previously, has not been copyrighted, has not been submitted elsewhere.** The authors declare no conflict of interest.

Information of IJIES Awards

Excellent Citation Award

The Excellent Citation Award of IJIES is granted to an individual or group who has made significant and important contributions to the International Journal of Intelligent Engineering and Systems (IJIES).

Nomination criteria:

More than 15 citation counts are necessary **within a year** after paper publication.
(e.g. If your paper was published in 2019, more than 15 citation counts are necessary until 31/12/2021.)

How to apply "Excellent Citation Award":

To proof your citation counts, please submit "Author search result" of "Scopus Preview" to IJIES office. (Check <https://www.scopus.com/>)

* The citation is counted by using "Scopus" database.

For Excellent Citation Award recipients:

Honorary certificate & Free Publication Charge will be provided to an individual or group.

Outstanding Citation Award

The Outstanding Citation Award of IJIES is granted to an individual or group who has made significant and important contributions to the International Journal of Intelligent Engineering and Systems (IJIES).

Nomination criteria:

More than 20 citation counts are necessary within **three years** after paper publication. (e.g. If your paper was published in 2017, more than 30 citation counts are necessary until 31/12/2020.)

How to apply "Outstanding Citation Award":

To proof your citation counts, please submit "Author search result" of "Scopus Preview" to IJIES office. (Check <https://www.scopus.com/>)

* The citation is counted by using "Scopus" database.

For Outstanding Citation Award recipients:

Honorary certificate will be provided to an individual or group.

Lampiran 2.3

Hasil Review Makalah Major

Review Form

International Journal of Intelligent Engineering and Systems (IJIES)

Paper ID	Ijies3819
Paper Title	Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation

Recommendation for Publication

(Evaluation A:) Accept

(Evaluation B:) Accept after Minor Revision

(Evaluation C:) Accept after Major Revision

(Evaluation D:) Reject

Comments from reviewers 1 & 2:

- By quoting the authors' previous works, such as Amirullah Amirullah et al. "Load active power transfer enhancement using UPQC-PV-BES system with fuzzy logic controller", International Journal of Intelligent Engineering and Systems, Vol.13, No.2, 2020 DOI: 10.22266/ijies2020.0430.32, the authors should clarify the position of this research.
- What's "All manuscripts must be in English. These guidelines include complete descriptions of the fonts, spacing, and related information for producing your proceedings manuscripts" in p. 2?
- There is no explanation about the parameters shown in Fig. 1. The authors should clarify it.
- The explanation about the mathematical formulas is not enough. Furthermore, the meaning of variables and suffix is not clear. Readers will be confused. To help readers' understanding, the authors should add a notation list.
- Overall, the authors have made a good attempt. However, the authors' proposed method does not adequately describe their data. The results are not supported by any theoretical/mathematical reasons. Readers will fail to understand the scientific contribution of this research. The authors should justify the effectiveness of the proposed technique theoretically.
- Nobody can read the characters shown in Fig. 5. Enlarge or Redraw figure 5. You should use single column format for this figure.
- The effectiveness of this work is not clear. Through simulations/experiments, the authors must justify the effectiveness of the proposed method by comparing with existing methods. Many articles are listed in references. However, no comparison is shown with these techniques. What's the meaning of References? Show comparison data.
- The results of this research are not clear in Conclusions. Furthermore, the benefits of the proposed method are not supported by theory. So, I fail to understand the scientific contribution of this research.

From Editor:

Please improve the reference format. This is very important for indexing service. If you did not follow the following format, your paper will be rejected automatically.

*Do not use "et al." in author names.

e.g.

[1] R. Ruskone, S. Airault, and O. Jamet, "Vehicle Detection on Aerial Images", *International Journal of*

Review Form

Intelligent Engineering and Systems, Vol.1, No.1, pp.123-456, 2009.

(In the case of Journal Papers)

[2] R. Ruskone, L. Guigues, S. Airault, and O. Jamet, "Vehicle Detection on Aerial Images", In: *Proc. of International Conf. On Pattern Recognition*, Vienna, Austria, pp.900-904, 1996.

(In the case of Conference Proceedings)

*Note: e.g. In the case of the author name:"John Doe", express as "J. Doe". ("John" is the first name and "Doe" is the family name.)

** Please send your revised manuscript with the response letter for the 2nd review. (Please highlight modifications and additions inside the paper by red font.)

Please add "Conflicts of Interest" and "Author Contributions". (see the IJIES format.docx)

Conflicts of Interest (Mandatory)

Declare conflicts of interest or state "The authors declare no conflict of interest." Authors must identify and declare any personal circumstances or interest that may be perceived as inappropriately influencing the representation or interpretation of reported research results.

Author Contributions (Mandatory)

For research articles with several authors, a short paragraph specifying their individual contributions must be provided. The following statements should be used as follows: "conceptualization, XXX and YYY; methodology, XXX; software, XXX; validation, XXX, YYY, and ZZZ; formal analysis, XXX; investigation, XXX; resources, XXX; data curation, XXX; writing—original draft preparation, XXX; writing—review and editing, XXX; visualization, XXX; supervision, XXX; project administration, XXX; funding acquisition, YYY", etc. **Authorship must be limited to those who have contributed substantially to the work reported.**

Evaluation of Paper

Contents	Innovation	<input type="checkbox"/> Highly Innovate <input type="checkbox"/> Sufficiently Innovate <input type="checkbox"/> Slightly Innovate <input type="checkbox"/> Not Novel
	Integrity	<input type="checkbox"/> Poor <input type="checkbox"/> Fair <input type="checkbox"/> Good <input type="checkbox"/> Outstanding
	Presentation	<input type="checkbox"/> Totally Accessible <input type="checkbox"/> Mostly Accessible <input type="checkbox"/> Partially Accessible <input type="checkbox"/> Inaccessible
	Technical depth	<input type="checkbox"/> Superficial <input type="checkbox"/> Suitable for the non-specialist <input type="checkbox"/> Appropriate for the generally knowledgeable individual working in the field <input type="checkbox"/> Suitable only for an expert
Presentation & English	<input type="checkbox"/> Satisfactory <input type="checkbox"/> Needs improvement <input type="checkbox"/> Poor	
Overall organization	<input type="checkbox"/> Satisfactory <input type="checkbox"/> Could be improved <input type="checkbox"/> Poor	

Intelligent Networks and Systems Society

Review Form

INASSS

Lampiran 2.4

Response Letter

Ijies3819 Reply Form:

Paper ID	Ijies3819
Paper Title	Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation

Reviewer comment to the authors:

1. By quoting the authors' previous works, such as

Amirullah Amirullah et al. "Load active power transfer enhancement using UPQC-PV-BES system with fuzzy logic controller", International Journal of Intelligent Engineering and Systems, Vol.13, No.2, 2020 DOI: 10.22266/ijies2020.0430.32,

the authors should clarify the position of this research.

Answer:

Thanks a lot you for your valuable comment.





1. The answers to question number 1 are below:

- a. The paper entitled Amirullah Amirullah, Adiananda Adiananda, Ontoseno Penangsang, and Adi Soeprijanto, "Load active power transfer enhancement using UPQC-PV-BES system with fuzzy logic controller", International Journal of Intelligent Engineering and Systems, Vol.13, No.2, 2020 DOI: 10.22266/ijies2020.0430.32, link: <http://www.inass.org/2020/2020043032.pdf> was the outcome from Fundamental Research accordance with the Decree Letter Number: 7/E/KPT/2019 and Contract Number: 229/SP2H/DRPM/2019 on 11 March 2019, 008/SP2H/LT/MULTI/L7/2019 on 26 March 2019, and 170/LPPM/IV/2019/UB on 4 April 2019. This research was financially supported by The Directorate General of Research and Development Strengthening, Directorate of Research and Community Service, Ministry of Research, Technology, and Higher Education, the Republic of Indonesia (**See Acknowledgments Section of the paper on Page 19**). My position in this research was the main (1st) author (researcher) and also the corresponding author. Adiananda Adiananda, Ontoseno Penangsang, and Adi Soeprijanto are the 2nd, 3rd, and 4th authors. Adiananda Adiananda is my lecturer colleague in the Electrical Engineering Study Program, Faculty of Engineering Universitas Bhayangkara Surabaya Indonesia. Professor Ontoseno Penangsang and Professor Adi Soeprijanto were my supervisors when I was pursuing a Ph.D in the Department of Electrical Engineering, Faculty of Intelligent Electrical and Informatics Technology, Institut Teknologi Sepuluh Nopember, Surabaya, Indonesia for the period of 2014-2019. I have chosen and written Professor Ontoseno and Profesor Adi as the 3rd and 4th authors in this paper, because this research was still related and was a continuation of the major topic of my Ph.D dissertation entitled "The Mitigation of Power Quality Problems Using Unified Power Quality (UPQC) and Battery Energy Storage Supplied by Hybrid Renewable Energy Generator based Artificial Intelligent". The

link of Scopus ID of the authors in this paper are:

- i. Amirullah Amirullah,
Link: <https://www.scopus.com/authid/detail.uri?authorId=57053422400>
- ii. Adiananda Adiananda,
Link: <https://www.scopus.com/authid/detail.uri?authorId=57205327987>
- iii. Ontoseno Penangsang,
Link: <https://www.scopus.com/authid/detail.uri?authorId=36806716400>
- iv. Adi Soeprijanto,
Link: <https://www.scopus.com/authid/detail.uri?authorId=35796262100>



The biographies of the authors in this paper are:

	<p>Amirullah was born in Sampang East Java Indonesia, in 1977. He received B.Eng and M.Eng degrees in electrical engineering from the University of Brawijaya Malang and ITS Surabaya, in 2000 and 2008, respectively. Since 2002, He also has worked as a lecturer in Universitas Bhayangkara Surabaya. He obtained a Doctoral degree from electrical engineering ITS Surabaya in 2019 from Power System and Simulation Laboratory (PSSL). He has 12 publications in Scopus with h-index 4. His research interest includes power distribution modelling and simulation, power quality, harmonics mitigation, design of filter/power factor correction, and renewable energy base on artificial intelligence. He also has been an IEEE member since 2019.</p>
	<p>Adiananda was born in Nganjuk East Java Indonesia, in 1973. He received bachelor degree in electrical engineering from Universitas Bhayangkara Surabaya and a master of computer science from Gadjah Mada University (UGM) Yogyakarta, in 1996 and 2016, respectively. Since 1998, He has worked as a lecturer in Universitas Bhayangkara Surabaya. He is interested in the research of the application of artificial intelligence in modelling power electronics and computer systems.</p>
	<p>Ontoseno Penangsang was born in Madiun East Java Indonesia, in 1949. He received a bachelor in electrical engineering from ITS Surabaya, in 1974. He received and M.Sc. and Ph.D. degree in Power System Analysis from the University of Wisconsin, Madison, USA, in 1979 and 1983, respectively. He is currently a professor at the Department of Electrical Engineering and ITS Surabaya. He has a long experience and main interest in power system analysis (with renewable energy sources), design of power distribution, power quality, and harmonic mitigation in industry. Professor Ontoseno Penangsang has 76 publications in Scopus with h-index 8.</p>
	<p>Adi Soeprijanto was born in Lumajang East Java Indonesia, in 1964. He received a bachelor in electrical engineering from ITB Bandung, in 1988. He received a master of electrical engineering in control automatic from ITB Bandung. He continued his study to Doctoral Program in Power System Control at Hiroshima University Japan and was finished it's in 2001. He is currently a professor at the Department of Electrical Engineering and a member of PSSL in ITS Surabaya. His main interest includes power system analysis, power system stability control, and power system dynamic stability. He had already achieved a patent in the optimum operation of the power system. Professor Adi Soeprijanto has 141 publications in Scopus with h-index 12.</p>

- b. The paper entitled “Yohanes Artha Setiawan and Amirullah Amirullah, Implementation of

Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation” (Paper ID: Ijies3819) was the outcome of bachelor theses from Yohanes Artha Setiawan last year. I was a thesis supervisor for 8 months from January to August 2020. Now, Yohanes has graduated and has worked for a private company in Surabaya, Indonesia. In accordance with our university regulations, because the research was Yohanes's work, he had the right to be the first author, and I was as his supervisor selected to be the second author (also as a corresponding author). My consideration chooses as the corresponding author was because Yohanes's ability to write papers in English relatively limited, so I helped him to write and to submit the results for publication in English to the International Journal of Intelligent Engineering and Systems (IJIES) including communication with the editor for its progress (also revision of this paper). **The Author Contributions are** Conceptualization, Y.A. Setiawan and A. Amirullah; methodology, Y.A. Setiawan and A. Amirullah; software, Y.A. Setiawan; validation, Y.A. Setiawan; formal analysis, Y.A. Setiawan and A. Amirullah; investigation, Y.A. Setiawan and A. Amirullah; resources, Y.A. Setiawan; data curation, Y.A. Setiawan; writing—original draft preparation, Y.A. Setiawan; writing—review and editing, Y.A. Setiawan; visualization, Y.A. Setiawan; supervision, A. Amirullah; project administration, Y.A. Setiawan; funding acquisition, A.Amirullah. All authors read and approved the final manuscript (**See Author Contributions Section of Paper ID: Ijies3819 on Page 12**).

The biographies of the authors in this paper (IJIES Paper ID: Ijies3819)” are:

	<p>Yohanes Artha Setiawan was born in Surabaya, in 1996. He just has received B.Eng degree in electrical engineering from Universitas Bhayangkara Surabaya in 2019. His research interest i.e. design and implementation of power electronics circuit control method, power quality, harmonics mitigation, active-passive filter, and power factor correction system on the low voltage distribution system.</p>
	<p>Amirullah was born in Sampang East Java Indonesia, in 1977. He received B.Eng and M.Eng degrees in electrical engineering from the University of Brawijaya Malang and ITS Surabaya, in 2000 and 2008, respectively. Since 2002, He also has worked as a lecturer in Universitas Bhayangkara Surabaya. He obtained a Doctoral degree from electrical engineering ITS Surabaya in 2019 from Power System and Simulation Laboratory (PSSL). He has 12 publications in Scopus with h-index 4. His research interest includes power distribution modelling and simulation, power quality, harmonics mitigation, design of filter/power factor correction, and renewable energy base on artificial intelligence. He also has been an IEEE member since 2019.</p>

Reviewer comment to the authors:

2. What's "All manuscripts must be in English. These guidelines include complete descriptions of the fonts, spacing, and related information for producing your proceedings manuscripts" in p. 2?

Answer:

Thanks a lot for your valuable comment.

1. The answers to question number 2 are below:

- a. The authors have revised "Fig" to "Figure" started Figure 1 to Figure 13 below:(See Page 5 to Page 10 and Red Font)
 - i. **Figure. 1** Proposed single phase DVR-BES connected to linear/non-linear load.
 - ii. **Figure. 2** UVTG control on single phase series active filter
 - iii. **Figure. 3** A schematic diagram of single phase DVR-BES
 - iv. **Figure. 4** Single-phase DVR-BES hardware
 - v. **Figure. 5** Software design using LabVIEW interface for simulate signal i.e. (A) arduino-uno data communication, (B) source voltage (V_S), (C) injected voltage (V_{Inj}), (D) load voltage (V_{Inj}), (E) source current (I_S), (F) load current (I_L), (G) DC-link voltage ($V_{DC-Link}$), and (H) mixed signal graph
 - vi. **Figure. 6** Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to bulb lamp load using LabVIEW
 - vii. **Figure. 7** Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to FL lamp load using LabVIEW
 - viii. **Figure. 8** Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to LED lamp load using LabVIEW
 - ix. **Figure. 9** Performance of sag deviation of V_L for single phase DVR-BES system on three load type
 - x. **Figure.10** Performance of source true power-factor for single phase DVR-BES system on three load type
 - xi. **Figure. 11** Performance of load true power-factor for single phase DVR-BES system on three load type
 - xii. **Figure. 12** Performance of source harmonics for single phase DVR-BES system on three load type
 - xiii. **Figure. 13** Performance of load harmonics for single phase DVR-BES system on three load type
- b. The authors have revised the font "2. Research Method" and "2.1. Proposed Method" from "Garamond" to "Times New Roman" base on IJIES Format Manuscript on Page 2 (See Page 4 and Red Font

Reviewer comment to the authors:

3. There is no explanation about the parameters shown in Fig. 1. The authors should clarify it.

Answer:

Thanks a lot for your valuable comment.

3. The authors have added Table 2 to shows the notation list and parameters of Fig. 1 (See Page 4, Column 1, and Column 2, Red Font in the manuscript).

Table 2. Notation list and parameters

(See notation, description, and parameter of Fig 1 in Red Font below)

Notation	Description
V_S	Source Voltage
V_{inj}	Injection Voltage
V_L	Load Voltage
$V_{DC-Link}$	DC-Link Voltage
I_S	Source Current
I_L	Load Current
I_L^*	Reference Load Current
V_m	Peak Fundamental Input Voltage Magnitude
K	Gain
S_1, S_2, S_3, S_4	Gating Signal 1, 2, 3, and 4
Sag_{dev}	Voltage Sag Deviation
$V_{pre-sag}$	Pre-Sag Voltage
V_{sag}	Sag Voltage
Pf_{true}	True Power Factor
P_{avg}	Average Power
S	Apparent Power
V_{rms}	RMS Voltage
I_{rms}	RMS Current
V_{1rms}	RMS Fundamental Voltage
I_{1rms}	RMS Fundamental Current
THD_V	Voltage THD
THD_I	Current THD
P_{1avg}	Fundamental Average Power
$Pf_{displacement}$	Displacement Power Factor
$Pf_{distorted}$	Distorted Power Factor
R_S	Line Resistance (0.1 ohm)
L_S	Line Inductance (0.15 mH)
R_C	Load Resistance (0.4 ohm)
L_C	Load Inductance (15 mH)
L_{Se}	Series Inductance (0.015 mH)
L_1	BES Inductance (6 mH)
C_1	BES Capacitance (1000 μ F)
C_{DC}	DC-Link Capacitance (200 μ F)
R_L	Linear/Non-Linear Resistance (0.6 ohm)
L_L	Non-Linear Load Inductance (0.15 mH)
C_L	Non-Linear Load Capacitance (3.3 μ F)
C_R	Ripple Capacitance (0.2 μ F)

Reviewer comment to the authors:

4. The explanation about the mathematical formulas is not enough. Furthermore, the meaning of variables and suffix is not clear. Readers will be confused. To help readers' understanding, the authors should add a notation list.

Answer:

Thanks a lot for your valuable comment.

4. The authors have added notation lists and parameters in Table 2 to explain the mathematical formulas as well as the meaning of variables and suffix. (See Page 4, Column 1, and Column 2, Red Font in the manuscript).

Table 2. Notation list and parameters

(See notation and description of a mathematical formula in Red Font below)

Notation	Description
V_S	Source Voltage
V_{inj}	Injection Voltage
V_L	Load Voltage
$V_{DC-Link}$	DC-Link Voltage
I_S	Source Current
I_L	Load Current
I_L^*	Reference Load Current
V_m	Peak Fundamental Input Voltage Magnitude
K	Gain
S_1, S_2, S_3, S_4	Gating Signal 1, 2, 3, and 4
Sag_{dev}	Voltage Sag Deviation
$V_{pre-sag}$	Pre-Sag Voltage
V_{sag}	Sag Voltage
Pf_{true}	True Power Factor
P_{avg}	Average Power
S	Apparent Power
V_{rms}	RMS Voltage
I_{rms}	RMS Current
V_{1rms}	RMS Fundamental Voltage
I_{1rms}	RMS Fundamental Current
THD_V	Voltage THD
THD_I	Current THD
P_{1avg}	Fundamental Average Power
$Pf_{displacement}$	Displacement Power Factor
$Pf_{distorted}$	Distorted Power Factor
R_S	Line Resistance (0.1 ohm)
L_S	Line Inductance (0.15 mH)
R_C	Load Resistance (0.4 ohm)
L_C	Load Inductance (15 mH)
L_{Se}	Series Inductance (0.015 mH)
L_1	BES Inductance (6 mH)
C_1	BES Capacitance (1000 μ F)
C_{DC}	DC-Link Capacitance (200 μ F)
R_L	Linear/Non-Linear Resistance (0.6 ohm)
L_L	Non-Linear Load Inductance (0.15 mH)
C_L	Non-Linear Load Capacitance (3.3 μ F)
C_R	Ripple Capacitance (0.2 μ F)

Reviewer comment to the authors:

5. Overall, the authors have made a good attempt. However, the authors' proposed method does not adequately describe their data. The results are not supported by any theoretical/mathematical reasons. Readers will fail to understand the scientific contribution of this research. The authors should justify the effectiveness of the proposed technique theoretically.

Answer:

Thanks a lot you for your valuable comment.

5. The answers to question number 5 are below:

- a. The authors have added Table 6. Comparison of implementation UVTG-DVR-BES-Arduino-Uno-LabVIEW (proposed study) and previous studies, to show the effectiveness of the proposed technique theoretically and contribution of research. The parameters observed are depth sag of V_S , sag deviation of V_L , load THD_V , source THD_I , and real-time simulation. (See Page 6 and Red Font).
- b. The authors also have explained the effectiveness of the proposed technique theoretically and contribution of research in two paragraph below Table 6.
- c. The main contribution of this research: “The proposed study is able to give the best performance because it is able to produce source THD_I lower than [28] and source pf_{true} is higher than [26]. Another contribution is that by using the Arduino-Uno interface, the proposed model can be run and monitored in real-time with LabVIEW. It is different from the simulations conducted by 12 previous researchers (except [31]) which were still carried out off-line using Matlab/Simulink environment” (See this explanation in Page 12, The End of Paragraph 1 column 1 and 2, Red Font)

Table 6 and Its Explanatory Paragraphs

Table 6. Comparison of implementation UVTG-DVR-BES-Arduino-Uno-LabVIEW (proposed study) and previous studies

No.	Authors	Methods	Depth Sag of V_S (%)	Sag Dev of V_L (%)	Load THD_V (%)	Source THD_I (%)	Source pf_{true}	Real Time
1	D.N. Katole, et.al [8]	Improved SRF	42	7.6	NA	NA	NA	Not
2	M.T. Hagh, et.al. [10]	FLC	92 without and 95 with DG	8.9 without DG and 6.4 with DG	1.26 without DG and 3.54 with DG	NA	NA	Not
3	H.K. Yada, et. al [16]	SOGI-PLL	30	3.0	NA	NA	NA	Not
4	S. Galeshi, et. al. [17]	Multilevel Cascade H-Bridge Inverter	20	0.0	4.0	NA	NA	Not
5	R. Nittala, et.al [19]	IDVR with VSI and CSI	27.7 with VSI and CSI	0 with VSI and CSI	0.06 with VSI and 0.05 with CSI	NA	NA	Not
6	E. Babaei, et. al. [22]	Direct Converter	65	0	7.07 (Average)	NA	NA	Not

7	A. Benhail, et.al. [23]	TDVR-PI	30	2.18	24	NA	NA	Not
8	J. Ye, et.al. [26]	Elliptical Restoration	60	NA	NA	NA	0.75	Not
9	R. Omar, et.al [28]	DVR-Super-capacitor	30	0	NA	2.38	NA	Not
10	C.K. Sundarabalan, et. al. [29]	CAESPDVR-ANFIS	46.67 (Average)	0.4	2.35	NA	NA	Not
11	V.K. Awaar, et.al. [31]	VSI-SPWM-NI-myRIO-1900-Labview	50	8.79	NA	NA	NA	Yes
12	A.Kiswantono et.al. [32]	UVTG-DVR-BES-PV	80	2.89 (Average)	5.81 (Average)	NA	NA	Not
13	Proposed Study	UVTG-DVR-BES-Arduino-Uno-Labview	80	Bulb=6.4 FL =26.13 LED=8.87	NA	Bulb=1.523 FL=1.523 LED=1.010	Bulb=0.985 FL=0.985 LED=0.990	Yes

Note: NA = note available

Table 6 shows the validation of the results for the proposed study compared to the 12 previous studies. The parameters observed are depth of sag of V_S , sag deviation of V_L , load THD_V , source THD_I , and real-time simulation. At [8], D.N. Katole, et.al proposed an improved SRF on the single-phase DVR series. With a depth of sag of V_S of 42%, this method produces a sag deviation of V_L of 7.6%. Furthermore, the FLC method for sag stress compensation was proposed by M.T. Hagh, et.al [10]. With a depth of sag of V_S of 92% without and 95% with DG, the FLC method yields a sag deviation of V_L of 8.9% without DG and 6.4% with DG, and a load THD_V of 1.26% without DG and 3.54 with DG. The SOGI-PLL method proposed by Yada et. Al [16], with a depth of sag of V_S of 30% was able to produce a sag deviation of V_L of 3.0%. S. Galeshi, et. al [17] already offer Multilevel Cascade H-Bridge Inverter topology. With a depth of sag of V_S of 20%, this topology produces a sag deviation of V_L of 0% and a load of THD_V of 4%. IDVR configuration with VSI and CSI has been proposed by R. Nittala, et.al [19]. With a depth of sag of V_S of 27.7% (with VSI and CSI), this configuration resulted in a sag deviation of V_L of 0%, load THD_V of 0.06% (with VSI) and 0.05% (with CSI). E. Babaei, et. al [22] have proposed a direct converter topology to mitigate voltage sag. With a depth of sag of V_S of 65%, this topology produces a sag deviation of V_L of 0% and a load THD_V of 7.07% (average).

The TDVR-PI configuration has been proposed by A. Benhail, et.al. [23]. With a depth sag of V_S , of 30%, this configuration results in a sag deviation of V_L of 2.18% and a load THD_V of 24%. J. Ye, et.al [26] have proposed an elliptical restoration method for voltage sag compensation and power factor correction. With a depth of sag of V_S , of 60%, this method is able to produce a source pf_{true} of 0.75 pu. The DVR-Super-capacitor configuration has been implemented by R. Omar, et.al [28]. With a depth of sag of V_S , of 30%, this topology is able to produce a sag deviation of V_L of 0 % and source THD_I of 2.38%. The CAESPDVR-ANFIS topology has been investigated by C.K. Sundarabalan, et. al. [29]. With a depth of sag of V_S , of 46.67% (average), this topology was able to produce a sag deviation of V_L of 0.4% and a load of THD_V of 2.35%. V.K. Awaar, et.al. [31] have implemented a VSI-SPWM-based single-phase DVR model with the NI-myRIO-1900 interface monitored in real-time by LabVIEW. With a depth of sag of V_S , of 50%, this model was able to produce a sag deviation of V_L of 8.79%. DVR control supplied by BES-PV using the UVTG method has been observed by A. Kiswantono [32]. With a depth of sag of V_S , of 80%, this configuration and method were able to produce a sag deviation of V_L of 2.89% (average) and a load THD_V of 5.81% (average). Based on the results of research [31] and [32], then this study has implemented the single-phase DVR model using the UVTG method with the Arduino-Uno interface monitored in real-time by LabVIEW. With a depth of sag of V_S of 80%, the proposed model is able to produce sag deviation of V_L of 6.4% (Bulb), 26.13% (FL), and 8.87% (LED). The model is also able to produce THD_I source of 1.523% (Bulb), 1.523% (FL), and 1.101% (LED) and pf_{true} respectively 0.985% (Bulb), 0.985% (FL), and 0.909% (LED). The proposed study is able to give the best performance because it is able to produce source THD_I lower than [28] and source pf_{true} is higher than [26]. Another contribution is that by using the Arduino-Uno interface, the proposed model can be run and monitored in real-time with LabVIEW. It is different from the simulations conducted by 12 previous researchers (except [31]) which were still carried out off-line using Matlab/Simulink environment.

Reviewer comment to the authors:

6. Nobody can read the characters shown in Fig. 5. Enlarge or Redraw figure 5. You should use single column format for this figure.

Answer:

Thanks a lot for your valuable comment.

The answers to question number 6 are below:

- a. I have enlarge Fig. 5 to help the reader see the characters shown in this figure (See Page 7 and Red Font).
- b. I have use single column format for Fig. 5 (See Page 7 and Red Font).
- c. I have added Fig. 5 with the explanation marked in red circles (A into G) to help the reader see and understand detail section of software design using LabVIEW interface for simulate signal. This sections are: (A) arduino-uno data communication, (B) source voltage (V_S), (C) injected voltage (V_{Inj}), (D) load voltage (V_{Inj}), (E) source current (I_S), (F) load current (I_L), (G) DC-link voltage ($V_{DC-Link}$), and (H) mixed signal graph (See Page 7 and Red Font).

Figure 5 before revised




Fig. 5. Software design using LabVIEW interface

Figure 5 after revised




Figure. 5. Software design using LabVIEW interface for simulate signal i.e. (A) arduino-uno data communication, (B) source voltage (V_S), (C) injected voltage (V_{inj}), (D) load voltage (V_{inj}), (E) source current (I_S), (F) load current (I_L), (G) DC-link voltage ($V_{DC-Link}$), and (H) mixed signal graph

Reviewer comment to the authors:

7. The effectiveness of this work is not clear. Through simulations/experiments, the authors must justify the effectiveness of the proposed method by comparing with existing methods. Many articles are listed in references. However, no comparison is shown with these techniques. What's the meaning of References? Show comparison data.

Answer:

Thanks a lot for your valuable comment.

The answer to question number 7 is the same as the answer to question number 5.

Reviewer comment to the authors:

8. The results of this research are not clear in Conclusions. Furthermore, the benefits of the proposed method are not supported by theory. So, I fail to understand the scientific contribution of this research.

Answer:

Thanks a lot for your valuable comment.

8. The answers to question number 8 are below:

- a. The authors have added the contribution of this research at the end of the last paragraph 1 in the conclusion section (“.....The proposed study is able to give the best performance because it is able to produce source THD_I lower than the previous studies. By using the Arduino-Uno interface, this model can be run and monitored in real-time with LabVIEW better from the simulations conducted by previous researchers which were still carried out off-line using Matlab/Simulink”). (See Page 12 and Red Font).
- b. The authors also have added the contribution of this research at the end of the last paragraph in the abstract section. (“.....”The proposed study is able to give the best performance because it is able to produce source THD_I lower than the previous studies. By using the Arduino-Uno interface, this model can be run and monitored in real-time with LabVIEW better from the simulations conducted by previous researchers which were still carried out off-line using Matlab/Simulink”). (See Page 1 and Red Font).
- c. The authors have discussed completely scientific contributions to this research on the answer to reviewer question number 5. (See Table 6 and its explanation on Page 11-12, Red Font)

Editor comment to the authors:

9. Please improve the reference format. This is very important for indexing service. If you did not follow the following format, your paper will be rejected automatically.

*Do not use “et al.” in author names.e.g.

[1] R. Ruskone, S. Airault, and O. Jamet, “Vehicle Detection on Aerial Images”, *International Journal of Intelligent Engineering and Systems*, Vol.1, No.1, pp.123-456, 2009. (In the case of Journal Papers)

[2] R. Ruskone, L. Guigues, S. Airault, and O. Jamet, “Vehicle Detection on Aerial Images”, In: *Proc. of International Conf. On Pattern Recognition*, Vienna, Austria, pp.900-904, 1996.

(In the case of Conference Proceedings)

*Note: e.g. In the case of the author name:"John Doe", express as "J. Doe". ("John" is the first name and "Doe" is the family name.)

Answer:

Thanks a lot for your valuable comment.

9. The reference format has been improved below i.e.

Note: The revision is highlighted by **red font**

References

- [1] IEEE Std. 1346, “IEEE Recommended Practice for Evaluating Electric Power System Compatibility with Electronic Process Equipment”, 1998.
- [2] IEEE Std. 1159, “IEEE Recommended Practice for Monitoring Electric Power Quality”, 1995.
- [3] M. Farhadi-Kangarlou, E. Babaei, and F. Blaabjerg, “A Comprehensive Review of Dynamic Voltage Restorers”, *Electrical Power and Energy Systems*, Vol. 92, pp. 136–155. 2017.
- [4] V.V. Ghatge and A.V. Naik, “Implementation of Multilevel Inverter”, In: *Proc. of 2nd International Conference on Computing Methodologies and Communication*, Erode India, pp. 856-859, 2018.
- [5] S. Kim, H-G. Kim, and H. Cha, “Dynamic Voltage Restorer Using Switching Cell Structured Multilevel AC-AC Converter”, *IEEE Transactions on Power Electronics*, Vol. 32, Issue. 11, pp. 1-13, 2017.
- [6] A.K. Gupta and P. Gupta, “A Novel Control Scheme for Single and Three phase Dynamic Voltage Restorer Using PSCAD/EMTDC”, In: *Proc. of International Conference on Smart Electric Drives and Power System*, Nagpur, India, pp. 44-49, 2018.
- [7] S. Jothibasu and M.K. Mishra, “A Control Scheme for Storageless DVR Based on Characterization of Voltage Sags”, *IEEE Transactions on Power Delivery*, Vol. 29, Issue. 5, pp. 1-9, 2014.
- [8] D. N. Katole, M. B. Daigavane, S. P. Gawande, and P. M. Daigavane, “Vector Based Analysis for Design of Single Phase SRF Controller in Dynamic Voltage Restorer”, In: *Proc. of IEEE International Conference on Power Electronics, Drives and Energy Systems*, Chennai, India, pp.1-6, 2018.
- [9] P. Narnaware and V.A. Huchche, “Control Methods to Mitigate Voltage Sag Using Dynamic Voltage Restorer”, In: *Proc. of International Conference on Smart Electric Drives and Power System*, Nagpur, India, pp. 147-150, 2018.
- [10] M.T. Hagh, A.Shaker, F. Sohrabi, and I.S. Günsel, “Fuzzy-Based Controller for DVR in The Presence of DG”, In: *Proc. of 9th International Conference on Theory and Application of Soft Computing, Computing with Words and Perception*, Budapest, Hungary, pp. 684-690, 2017.
- [11] E. D. Rosli, M. N. Hidayat, S. Z. Mohammad Noor, and N. Hamzah, “Investigation on Single Phase AC-AC Dynamic Voltage Restorer Towards Mitigate Voltage Sag”, In: *Proc. of IEEE Symposium on Computers & Informatics*, Langkawi, Malaysia, pp. 206-211, 2013.
- [12] E. Diyana binti Rosli, M. Nabil bin Hidayat, Rahimi bin Baharom, “Single Phase AC-AC Dynamic Voltage Restorer”, In: *Proc. of International Conference on Power Electronics and Drive Systems*, Kitakyushu, Japan, pp. 1257-1262, 2013.
- [13] A. Zargar and S.M. Barakati, “A New Dynamic Voltage Restorer Structure Based on Three-Phase to Single-Phase AC/AC Matrix Converter”, In: *Proc. of The 20th Iranian Electrical Power Distribution Conference*, Zahedan, Iran, pp.234-238, 2015.
- [14] B.L.S. Shradha, Sonicka R, S.J. Pillai, and S. Modi “Simulation and Analysis of Dynamic Voltage Restorer”, In: *Proc. of 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology*, Bangalore, India, pp. 1388-1393, 2018.
- [15] K. Gai, K. Bi, S. Fan, and L. Sun, “A Method of Voltage Detection Specific to Single-Phase Dynamic Voltage Restorer”, In: *Proc. of IEEE Transportation Electrification Conference and Expo, Asia-Pacific*, Harbin, China, pp. 1-4, 2017.
- [16] H. K. Yada and M.S.R Murthy, “Operation and Control of Single-Phase DVR based on SOGI-PLL”, In: *Proc. of IEEE International Conference on Power Electronics, Drives and Energy Systems*, Trivandrum, India, pp. 1-5, 2016.

- [17] S. Galeshi and H. Iman-Eini, "Dynamic Voltage Restorer Employing Multilevel Cascaded H-Bridge Inverter", *IET Power Electronics*, Vol. 9, Issue. 11, pp. 1-9, 2016.
- [18] P.B. Shendge, S. Natthuji Charde, and S. H. Pawar, "Dynamic Voltage Restorer Based on H-Bridge Inverter with Non-Linear Load", *In: Proc. of 3rd International Conference for Convergence in Technology*, Pune, India, pp. 1-6, 2018.
- [19] R. Nittala, A.M. Parimi, and K.U. Rao, "Comparing the Performance of IDVR for Mitigating Voltage Sag and Harmonics with VSI and CSI as Its Building Blocks", *In: Proc. of IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems*, Kozhikode, India, pp. 1-5, 2015.
- [20] H.M. Wijekoon, D.M. Vilathgamuwa and S.S. Choi, "Interline Dynamic Voltage Restorer: An Economical Way to Improve Interline Power Quality", *IEE Proceedings Generation, Transmission and Distribution*, Vol. 150, Issue. 5, pp. 513-520, 2003.
- [21] E. Babaei, M. Farhadi Kangarlu, and M. Sabahi, "Compensation of Voltage disturbances in distribution systems using single-phase dynamic voltage restorer", *Electric Power Systems Research*, Vol. 80, pp. 1413–1420, 2010.
- [22] E. Babaei and M. Farhadi Kangarlu, "Operation and Control of Dynamic Voltage Restorer using Single-Phase Direct Converter", *Energy Conversion and Management*, Vol. 52, pp. 2965-2972, 2011.
- [23] A. Benhail and V. Kumar, "Modeling and Simulation of a Single Phase Transformer Less Dynamic Voltage Restorer (TDVR) For Domestic Application", *In: Proc. of International Conference on Innovations in Electrical, Electronics, Instrumentation and Media Technology*, Coimbatore, India, pp. 364-366, 2017.
- [24] B. Bae, J. Lee, J. Jeong, and B. Han, "Line-Interactive Single-Phase Dynamic Voltage Restorer With Novel Sag Detection Algorithm", *IEEE Transactions on Power Delivery*, Vol. 25, Issue. 4, pp. 2702-2709, 2010.
- [25] D.N. Katole, M.B. Daigavane, S.P.Gawande, and P.M. Daigavane, Analysis, Design, and Implementation of Single Phase SRF Controller for Dynamic Voltage Restorer under Distorted Supply Condition, *In: Proc. of 15th International Symposium on District Heating and Cooling Assessing the Feasibility of using The Heat Demand-Outdoor Temperature Function for a Long-Term*, Chennai, India, pp. 716-723, 2017.
- [26] J. Ye, H.B. Gooi, B. Wang, Y. Li, and Y. Liu, "Elliptical Restoration Based Single-Phase Dynamic Voltage Restorer for Source Power Factor Correction", *Electric Power Systems Research*, Vol. 166, pp. 199-209, 2019.
- [27] J.R.S. Martins, D.A. Fernandes, F.F. Costa, M.B.R. Correa, A.J. Sguarezi Filho, and E.R.C. da Silva, "Optimized Voltage Injection Techniques for Protection of Sensitive Loads", *Electrical Power and Energy Systems*, Vol. 116, pp.1-7, 2020,
- [28] R. Omar and N.A. Rahim, "Voltage Unbalanced Compensation using Dynamic Voltage Restorer Based on Supercapacitor", *Electrical Power and Energy Systems*, Vol. 43, pp. 573–581, 2012.
- [29] C.K. Sundarabalan, N. Tejasree, R.V. Shankar, Yeseswini Puttagunta, and V. Vignesh, "Compressed Air Energy Storage Powered Dynamic Voltage Restorer for Voltage Compensation in Three-Phase Distribution System", *Sustainable Cities and Society*, Vol. 46, pp. 1-11, 2019.
- [30] T. Li, L. Zeng, Q. Huang, X.D. Liu, Y. Liu, Q. Xie, X.Y. Chen, "A DC-Type Dynamic Voltage Restorer Based on Hybrid Energy Storage", *In: Proc. of International Conference on Applied Superconductivity and Electromagnetic Devices*, Tianjin, China, pp. 1-2, 2018.
- [31] V.K. Awaar, P. Jugge, and T. Kalyani S, Optimal Design And Testing of A Dynamic Voltage Restorer For Voltage Sag Compensation And To Improve Power Quality, *In: Proc. of 42nd Annual Conference of the IEEE Industrial Electronics Society*, Florence, Italy, pp. 3745-3750, 2016.
- [32] A. Kiswantono, E. Prasetyo, and A. Amirullah, "Mitigation Voltage Sag/Swell and Harmonics Using DVR Supplied by BES and PV System", *In: Proc. of Electrical Power, Electronics, Communications, Controls and Informatics Seminar*, Batu, East-Java, Indonesia, pp. 36-41, 2018.
- [33] W.M. Grady and R.J. Gilleskie, "Harmonics and How They Relate to Power Factor", *In: Proc. of EPRI Power Quality Issues & Opportunities Conference*, San Diego, California, USA, pp.1-8, 1993.

Editor comment to the authors:

10. Please add “Conflicts of Interest”(see the IJIES format.docx)

Conflicts of Interest (**Mandatory**)

Declare conflicts of interest or state “**The authors declare no conflict of interest.**” Authors must identify and declare any personal circumstances or interest that may be perceived as inappropriately influencing the representation or interpretation of reported research results.

Answer:

Thanks a lot for your valuable comment.

10. Since submitting a paper for the first time, The authors have written “Conflict of Interest” in this paper section (See Page 13, Column 1, and Red Font).

Conflicts of Interest

The authors declare no conflict of interest.

Editor comment to the authors:

11. Please add “Author Contributions”. (see the IJIES format.docx)

Author Contributions (**Mandatory**)

For research articles with several authors, a short paragraph specifying their individual contributions must be provided. The following statements should be used as follows: “conceptualization, XXX and YYY; methodology, XXX; software, XXX; validation, XXX, YYY, and ZZZ; formal analysis, XXX; investigation, XXX; resources, XXX; data curation, XXX; writing—original draft preparation, XXX; writing—review and editing, XXX; visualization, XXX; supervision, XXX; project administration, XXX; funding acquisition, YYY”, etc. **Authorship must be limited to those who have contributed substantially to the work reported.**

Answer:

Thanks a lot for your valuable comment.

11. Since submitting a paper for the first time, The authors have written “Author Contributions” in this paper section (See Page 12-Column 1, Page 13-Column 1, and Red Font).

Author Contributions

Conceptualization, Y.A. Setiawan and A. Amirullah; methodology, Y.A. Setiawan and A. Amirullah; software, Y.A. Setiawan; validation, Y.A. Setiawan; formal analysis, Y.A. Setiawan and A. Amirullah; investigation, Y.A. Setiawan and A. Amirullah; resources, Y.A. Setiawan; data curation, Y.A. Setiawan; writing—original draft preparation, Y.A. Setiawan; writing—review and editing, Y.A. Setiawan; visualization, Y.A. Setiawan; supervision, A. Amirullah; project administration, Y.A. Setiawan; funding acquisition, A.Amirullah. All authors read and approved the final manuscript.

Adding Revision by the authors:

12. The authors have added reference [31] in this manuscript (.....[31] V.K. Awaar, P. Jugge, and T. Kalyani S, Optimal Design And Testing of A Dynamic Voltage Restorer For Voltage Sag Compensation And To Improve Power Quality, In: *Proc. of 42nd Annual Conference of the IEEE Industrial Electronics Society*, Florence, Italy, pp. 3745-3750, 2016) (See Page 14, Column 2, and Red Font). The authors also have mentioned this reference in introduction section (.....The DVR uses VSI method with SPWM to compensate for sag voltage has been implemented in [31]. The voltage sag was able to be simulated and monitored by LabVIEW with the NI myRIO-1900 interface using LabVIEW in real-time) (See Page 3, Column 1, and Red Font).
13. The author have added the future work in the last paragraph of conclusion section below: “.....The measurement of source THD_V and load THD_V in the proposed model is also necessary to determine the harmonic mitigation performance of the voltage within the IEEE 519 limit”. (See Page 12, Column 2, Paragraph 2 on Conclusion Section, Red Font).
14. The author have revised Fig. 3-A schematic diagram of single phase DVR-BES, below: (See Page 5, Column 2).

Figure. 4 Before Revised




Fig. 3. A schematic diagram of single phase DVR-BES

Figure. 4 After Revised




Figure. 3 A schematic diagram of single phase DVR-BES

15. The author have revised Figure. 4 Single-phase DVR-BES below (See Page 6, Column 2).

Figure. 4 Before Revised




Figure. 4 Single-phase DVR-BES hardware

Figure. 4 After Revised




Figure. 4 Single-phase DVR-BES hardware

**) For Reviewer 1, Reviewer 2, and Editor:

1. Thanks a lot for your constructive comments.
2. We are appreciate for your kind guidance and valuable advices.

Lampiran 2.5

Hasil Revisi Makalah

Submitted



Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation

Yohanes Artha Setiawan¹Amirullah Amirullah^{1*}

¹Electrical Engineering Study Program, Faculty of Engineering,
 Universitas Bhayangkara Surabaya, Surabaya 60231, Indonesia

* Corresponding author's Email: amirullah@ubhara.ac.id

Abstract: This paper aims to design and implement a single-phase dynamic voltage restorer (DVR) supplied by battery energy storage (BES) using load voltage controlled by the unit vector template generation (UVTG) method. The UVTG method on the DVR system is implemented using the Arduino-Uno hardware. LabVIEW-based interface simulation is used for monitoring the parameter in real-time during 80% voltage sag period i.e. source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power factor measurements are also carried out to obtain total harmonic distortion (THD) of the source current and load current. The single-phase DVR system is connected to load i.e. a 5-watt bulb lamp (linear-load), 5-watt fluorescent (FL) lamp (non-linear load), and 5-watt light-emitting diode (LED) lamp (non-linear load). During voltage sag, the single-phase DVR-BES system is able to maintain load voltage i.e. bulb lamp, FL lamp, and LED lamp of 216 volts, 256 volts, and 185 volts, respectively. The percentage of load sag voltage deviation for each load is 6.4%, 26.13%, and 8.87%, respectively. The measurement of source power-factor with voltage sag results in source true power factor of three loads of 0.985 pu leading, 0.985 pu leading, and 0.990 pu leading respectively. On the same system with voltage sag, single phase DVR-BES is able to result in source current harmonics (THD_I) for three loads of 1.523%, 1.523%, and 1.010% respectively. **The proposed study is able to give the best performance because it is able to produce source THD_I lower than the previous studies. By using the Arduino-Uno interface, this model can be run and monitored in real-time with LabVIEW better from the simulations conducted by previous researchers which were still carried out off-line using Matlab/Simulink.**

Keywords: Single Phase DVR, BES, Arduino Uno, LabVIEW, Voltage Sag

1. Introduction

During the last decade, there has been an increase in the number of sensitive and critical loads. On the other hand, the use of these tools also has an impact on deteriorating Power Quality (PQ). Among a number of PQ problems, problems related to voltage mitigation are also of increasing importance from a sensitive load and customer point of view. PQ problems related to voltage i.e. voltage sag, voltage swell, voltage harmonics, fluctuations, interruptions, and imbalance. In accordance with IEEE 1346 [1] and IEEE 1159 [2] standards, the sag voltage is defined as the RMS (root mean square) AC voltage sag with a magnitude of 10%

to 90% of the nominal voltage, at power frequencies with a duration of 0.5 cycles to one minute. The voltage sag is caused by a single-phase short circuit to ground in the power system, starting in large-capacity induction motors, and sudden changes in the system connected to large loads [3]. Viewed from the system, the DVR is divided into two systems, namely one-phase DVR and three-phase DVR. Then three-phase DVR is connected to a 3 phase 3 wire (3P3W) or a 3 phase 4 wire (3P4W) system. Next, this paper will further focus on the design and implementation of single-phase DVRs to mitigate voltage sag at the source side and connect to a number of the linear/non-linear load. The simulation of low voltage single phase DVR based on the multilevel

inverter to protect sensitive loads has been implemented in [4]. The proposed model is able to compensate for the voltage sag and increase the PQ on the load side. A DVR topology using a cascaded multilevel direct pulse with modulation (PWM) ac-ac converter has been proposed in [5]. In this scheme, the unit cell of the multilevel converter consists of a single-phase ac-ac converter PWM using a switching cell (SC) structure that is paired with an inductor. The implementation of the phase shift PWM technique is capable of significantly reducing the size of the output filter inductor. One and three-phase DVR control schemes using PSCAD/EMTDC have been observed in [6]. The proposed system is able to compensate for a number of voltage sag variations and keep the load voltage constant. DVR control scheme with an ac-ac converter, based on voltage drop characterization has been investigated in [7] to reduce voltage drop with phase jumps. The superiority of the proposed control scheme is then validated on an ac-ac interphase converter topology. The vector-based one-phase DVR control using an improved synchronous reference frame (SRF) has been proposed in [8]. The vector analysis used in this control method during the voltage period was able to provide the magnitude and phase of the injection voltage.

The control methods to reduce sag voltages using a fuzzy logic controller (FLC) connected with sensitive loads [9] and distributed generation (DG) [10] have been proposed. The FLC control was used to generate pulses with the Sinusoidal Pulse Width Modulation (SPWM) technique at the output of an active filter circuit. Comparing to proportional-integral (PI) control, FLC control was able to provide better performance during voltage sag because it has more advantages in terms of resistance to parameter variations and system execution. A DVR with DG-connected FLC control also able to enhance voltage profiles, power quality, and reliability. Single-phase and three-phase DVRs use a single-phase ac to ac matrix converter to replace voltage source inverter (VSI), has been investigated by Matlab in [11],[12], and in PSCAD [13], at a number of variations in source voltage (sag, flicker, and unbalance). The single-phase DVR has been simulated in [14] and a special voltage detection method for single-phase DVRs has been introduced in [15]. The simulation results show that the DVR was able to maintain the nominal load voltage, despite interference and other abnormal conditions from the source side. The special detection method using double closed-loops of the proportional-resonant controller was also able to provide superior performance in voltage detection and compensation.

The DVR control scheme for reference voltage generation based on a single-phase Second Order Generalized Integrator-Phase Lock Loop (SOGI-PLL)

using a series of active compensator has been observed in [16]. The proposed scheme is capable of dynamically responding, detecting, and rapidly compensating for sag/swell voltages without and with phase jumps. A DVR that uses a multilevel H-bridge inverter with a capacitor as an energy source has been introduced in [17]. This configuration allows the DVR to connect directly to a medium-voltage network, eliminating the need for a series injection transformer and batteries. The DVR model was the same but uses a single H-Bridge inverter and a battery on sag/swell voltage disturbances connected to the non-linear load which has also been observed in [18]. Interline DVR (IDVR) on two same [19] and different voltage distribution lines with voltage source inverter (VSI) and current source inverter (CSI) [20] to restore voltage sag and harmonics has been introduced. When voltage sag and voltage distortion occur on one channel, the DVR on the same channel is able to perform voltage compensation and harmonics elimination, while the other DVR can recharge the energy to the DC-link to maintain the DC-link voltage constant.

In order to efficiently the number of equipment in the DVR circuit configuration, the implementation of a direct ac/ac converter on the DVR has been introduced in [21],[22]. The proposed configuration uses the minimum switches, did not require a dc-link energy storage element, and has a longer compensation time during sag/swell voltage disturbances. The compensation voltage for each phase is taken from each of the three-phase sources so that each converter was able to operate independently and is also able to compensate for single-phase blackouts and unbalance sag/swell voltages. The use of a single-phase transformer-less DVR (TDVR) to mitigate the sag/swell voltage has been observed in [23]. The proposed configuration was capable of reducing system size and losses compared to DVR which using a series transformer. The single-phase interactive channel DVR using the sag voltage detection algorithm has been developed in [24]. The detection algorithm has a hybrid structure consisting of a momentary detection section and a RMS variation detection section. The DVR development could compensate for input voltage sag or interrupt in 2.0-ms delay and can be used effectively for sensitive loads.

The single-phase DVR with synchronous reference frame control under distorted source conditions has been applied in [25]. The proposed control using a moving average filter (MAF) is capable of extracting positive sequence fundamental components as well as being able to mitigate voltages sag and distorted source voltages. The single-phase DVR using elliptical restoration-based voltage compensation to correct the power factor on the source side has been proposed in [26]. The active and

reactive voltage components and centrifugal angles are used to formulate an elliptical compensation path. So that the voltage will be in-phase with the load current using precise control of the DVR injection voltage. The optimization of the voltage injection technique in DVR to protect sensitive loads has been observed in [27]. The recursive least square (RLS) method is used to estimate the magnitude and phase of the voltage in order to minimize the amplitude of the injection voltage. Meanwhile, repetitive control was proposed to track the compensation voltage. Both controls are suitable for sinusoidal reference and are reliable for mitigating harmonics, sags, and swell distortions.

Energy storage in single or three-phase DVR circuits related to the capacity and type of energy storage has become the attention of many researchers. The determination of the two parameters relates to the ability and duration of the energy storage to supply real power to the inverter during a fault. Unbalanced voltage compensation in 3P3W system using DVR using a super capacitor has been investigated in [28]. The proposed DVR configuration uses a control based on the d-q-0 and Proportional Integral (PI) transformation technique and is further coded using a digital signal processor (DSP). DSP control and super capacitor implementation can mitigate unbalanced voltage disturbances. A compressed air energy storage powered dynamic voltage restorer (CAESPDVR) with ANFIS control has been proposed in [29] to compensate for unbalanced sag/swell voltages and harmonics. The single-phase DVR configuration using a hybrid energy storage system (HES) has been developed in [30].

The HES series consists of superconducting magnetic energy storage (SMES) in collaboration with battery energy storage (BES) on a DC type DVR. The proposed HES concept integrated with fast response large power SMES unit and low-cost high capacity BES can further be implemented in large scale DVR development. **The DVR uses VSI method with SPWM to compensate for sag voltage has been implemented in [31]. The voltage sag was able to be simulated and monitored by LabVIEW with the NI myRIO-1900 interface using LabVIEW in real-time.** The mitigation of sag/swell voltage and harmonics in low voltage distribution networks using DVR-BES-PV using the UVTG control method has been observed in [32]. The proposed model was able to compensate for sag voltage between 10% to 90% and swell voltage between 110% to 180% with a voltage THD within the IEEE 519 limit.

In this paper, BES is proposed as energy storage and implemented in single-phase DVR using load voltage control with the UVTG method and connected to linear/non-linear loads. The UVTG method on the DVR system is implemented using the Arduino-Uno microcontroller hardware. The LabVIEW based

interface simulation is used to monitor electrical quantities in real-time during the voltage sag period i.e. source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power factor measurements are also carried out to obtain the total harmonic value or Total Harmonic Distortion (THD) of the source current and load current.

This paper is arranged as follows. Section 2 presents the proposed method, UVTG method, percentage of voltage sag, true power factor and harmonic, single-phase DVR-BES using LabVIEW, as well as hardware and software implementation, Section 3 presents results and discussion of the source voltage, injection voltage, load voltage, DC-link voltage, source current, load current, percentage of voltage sag, true power-factor, and current THD which analyzed from data measured by Arduino-Uno and monitored by LabVIEW. In this section, the system connected to the linear/non-linear load with and without voltage sag is selected to present the best performance single-phase DVR-BES system connected to three different types of load during voltage sag. Finally, this paper is concluded in Section 4. All manuscripts must be in English. These guidelines include complete descriptions of the fonts, spacing, and related information for producing your proceedings manuscripts. Table 1 shows the abbreviations used in this paper.

Table 1. Abbreviation

Symbol	Description
PQ	Power Quality
DVR	Dynamic Voltage Restorer
BES	Battery Energy Storage
PV	Photovoltaic
UVTG	Unit Vector Template Generation
THD	Total Harmonic Distortion
Pf_{true}	True Power Factor
FL	Fluorescent
LED	Light Emitting Diode
DG	Distributed Generation
3P3W	Three Phase Three Wire
3P4W	Three Phase Four Wire
SPWM	Sinusoidal Pulse Width Modulation
VSI	Voltage Source Inverter
CSI	Current Source Inverter
SOGI-PLL	Second Order Generalized Integrator-Phase Lock Loop
CAESPDVR	Compressed Air Energy Storage Powered Dynamic Voltage Restorer
ANFIS	Artificial Intelligent Fuzzy Inference System
IDVR	Interline Dynamic Voltage Restorer
CB	Circuit Breaker
RMS	Root Mean Square
GUI	Graphic User Interface
PC	Personal Computer
USB	Universal Serial Bus
PU	Per Unit

2. Research Method

2.1. Proposed Method

Fig. 1 shows a single-phase DVR supplied by BES using load voltage control with the UVTG method. The DVR is a tool that functions to compensate for the load voltage in the event of a voltage sag disturbance on the source bus at a level of 0.1 to 0.9 per unit. The UVTG method on the DVR system is implemented using the Arduino-Uno hardware. LabVIEW-based interface simulation is used to monitor electrical quantities in real-time during the voltage sag period.




Figure. 1 Proposed single phase DVR-BES connected to linear/non-linear load

The observed parameters are source voltage (V_S), injection voltage (V_{inj}), load voltage (V_L), DC-link voltage ($V_{DC-Link}$), source current (I_S), and load current (I_L). The true power-factor (Pf_{true}) measurements are also carried out to obtain the THD value of the source current and load current. There are two cases in this study, the source without voltage sag, and with an 80% voltage sag. In each case, the single-phase DVR system is supplied by BES connected to a 5-watt bulb lamp (linear load), 5 watt FL lamp (non-linear load), and 5 watts LED lamp (non-linear load), so the total selected case is six. The CB1, CB2, and CB3 are used to connect and disconnect links to three linear/non-linear loads. The DVR-BES system configuration is then run based on a predetermined case using Arduino-Uno microcontroller interfaced communication and the results are simulated and monitored in real-time by a LabVIEW. Table 2 shows the notation list and parameters of Fig. 1.

Table 2. Notation list and parameters

Notation	Description
V_S	Source Voltage
V_{inj}	Injection Voltage
V_L	Load Voltage
$V_{DC-Link}$	DC-Link Voltage
I_S	Source Current
I_L	Load Current
I_L^*	Reference Load Voltage

V_m	Peak Fundamental Input Voltage Magnitude
K	Gain
S_1, S_2, S_3, S_4	Gating Signal 1, 2, 3, and 4
Sag_{dev}	Voltage Sag Deviation
$V_{pre-sag}$	Pre-Sag Voltage
V_{sag}	Sag Voltage
Pf_{true}	True Power Factor
P_{avg}	Average Power
S	Apparent Power
V_{rms}	RMS Voltage
I_{rms}	RMS Current
V_{1rms}	RMS Fundamental Voltage
I_{1rms}	RMS Fundamental Current
THD_V	Voltage THD
THD_I	Current THD
P_{1avg}	Fundamental Average Power
$Pf_{displacement}$	Displacement Power Factor
$Pf_{distorted}$	Distorted Power Factor
R_S	Line Resistance (0.1 ohm)
L_S	Line Inductance (0.15 mH)
R_C	Load Resistance (0.4 ohm)
L_C	Load Inductance (15 mH)
L_{se}	Series Inductance (0.015 mH)
L_1	BES Inductance (6 mH)
C_1	BES Capacitance (1000 μ F)
C_{DC}	DC-Link Capacitance (200 μ F)
R_L	Linear/Non-Linear Resistance (0.6 ohm)
L_L	Non-Linear Load Inductance (0.15 mH)
C_L	Non-Linear Load Capacitance (3.3 μ F)
C_R	Ripple Capacitance (0.2 μ F)

2.2. Unit Voltage Template Generation Method

The series active filter protect sensitive loads against several voltage disturbances from the source bus. In [31], the control method of source and load voltage in a three-phase series active filter has been discussed. Using the same procedure, the authors propose the same method for single-phase series active filter control as shown in Fig. 2. This method extracts UVTG from the distorted input supply. Then, the template is expected to be an ideal sinusoidal signal with a unity amplitude. The source of the distorted voltage is measured and divided by the peak amplitude fundamental input voltage (V_m).




Figure. 2 UVTG control on single phase series active filter

A single-phase locked loop (PLL) is used in order to generate sinusoidal unit vector templates with a phase lagging by the use of the sine equation. The

reference signal of the load voltage is calculated by multiplying the unit vector templates with the peak amplitude of the fundamental input voltage (V_m). The reference load voltage (V_L^*) is then compared to the sensed load voltage (V_L) by a SPWM controller used to generate the desired four gating signal on a single-phase series active filter.

2.3. Percentage of Voltage Sag Deviation

The recommended standard of practice on monitoring voltage sag/swell as part of electric power quality parameters is IEEE 1159 [2]. This standard presents the definition and table of voltage sag base on categories (instantaneous, momentary, temporary) typical duration, and typical magnitude. The percentage of load voltage sag deviation is formulated in Eq. (1) [31].

$$Sag_{dev}(\%) = \frac{|V_{pre_sag} - V_{sag}|}{V_{pre_sag}} \quad (1)$$

2.4. True Power Factor and Harmonics

The true power factor at the load is defined as the ratio of average power to apparent power. The true power factor for both sinusoidal and non-sinusoidal situations is presented in Eq. (2) [33].

$$pf_{true} = \frac{P_{avg}}{S} = \frac{P_{avg}}{V_{rms} I_{rms}} \quad (2)$$

$$V_{rms} = V_{1rms} \sqrt{1 + (THD_V/100)^2} \quad (3)$$

$$I_{rms} = I_{1rms} \sqrt{1 + (THD_I/100)^2} \quad (4)$$

By substituting Eq. (3) and Eq. (4) into Eq. (2), the true power factor (Pf_{true}) results in Eq. (5) for both sinusoidal and non-sinusoidal cases [33].

$$pf_{true} = \frac{P_{avg}}{V_{1rms} I_{1rms} \sqrt{1 + (THD_V/100)^2} \sqrt{1 + (THD_I/100)^2}} \quad (5)$$

A useful simplification can be made by expressing Eq. (5) as a product of two components defined in Eq. (6).

$$pf_{true} = \frac{P_{avg}}{V_{1rms} I_{1rms}} \times \frac{1}{\sqrt{1 + (THD_V/100)^2} \sqrt{1 + (THD_I/100)^2}} \quad (6)$$

By making the following two assumptions: (1) In most cases, the contributions of harmonics above the fundamental to average power are very small, so that is $P_{avg} \approx P_{1avg}$ and (2) Since THD_V is less than 10%, then from (12) we see that $V_{rms} \approx V_{1rms}$. Then, merging both assumptions into Eq. (6) results in the following approximate function for the true power factor (Pf_{true}) presented in Eq. (7) [33].

$$pf_{true} = \frac{P_{1avg}}{V_{1rms} I_{1rms}} \times \frac{1}{\sqrt{1 + (THD_I/100)^2}} \quad (7)$$

$$= Pf_{displacement} \times Pf_{distorted}$$

Because displacement power factor (Pf_{disp}) could never be greater than unity, Eq. (7) shows that the true power factor (Pf_{true}) in non-sinusoidal cases has the upper limit so finally its function is defined in Eq. (8) [33].

$$pf_{true} \leq Pf_{distorted} = \frac{1}{\sqrt{1 + (THD_I/100)^2}} \quad (8)$$

2.5. Single Phase DVR-BES using LabVIEW

The implementation of the single-phase DVR-BES system consists of several stages. That stage i.e. create a single-phase series active filter, create a gate driver to trigger the MOSFET in the series active filter, create a SPWM program to drive the gate driver as an inverter trigger and create a monitoring program in LabVIEW. Fig. 3 presents a schematic diagram of a single phase DVR-BES system.




Figure. 3 A schematic diagram of single phase DVR-BES

Fig. 3 shows that the BES and series active filters play an important role in compensating for the voltage sag on a single-phase DVR. The step-up transformer that is installed in a series against the load functions to inject the voltage from the series active filter to the load. The main energy source for series active filters uses BES DC voltage 12 V with a capacity of 7.2 Ah. The process of changing the DC to AC voltage begins with the Arduino Nano SPWM microcontroller providing Sinusoidal SPWM pulses to the Gate Driver circuit which has the main component of the TLP 250 Optocoupler IC, then the Gate Driver circuit triggers the IRFP250 MOSFET gate on a series active filter circuit cross-like as an electric current cycle in the circuit bridge diode rectifier. So that it will produce an AC output from a series active filter circuit. The output voltage of the series active filter is an AC

voltage of 7 V depending on the battery voltage conditions, which will then be increased to an AC voltage of 220 V using a step-up transformer. The step-up series transformer has a power of 600 VA with a primary AC input voltage of 7.2 V and a secondary AC output voltage of 220 V. The goal is that the series active filter is able to inject enough power to compensate for the sag voltage at a level of 10% to 90%.

The Arduino Nano flip-flop functions as a timer to run system simulations using a single-phase DVR-BES without and with sag voltage. The Arduino nano has been programmed with a flip-flop program with the 1-second case instructing the relay to turn "on" as a representation of the system experiencing sag voltage and 1 second ordering the relay to turn "off" as a representation of the system without experiencing sag voltage. This timer is expected to function when there is a sag voltage and automatically orders a single-phase active filter to inject a voltage compensation into the load so that the load voltage will remain stable.

The Arduino Uno interface functions as a medium for receiving data from voltage sensors and current sensors that are measuring the amount of electricity in the DVR circuit and sending the data to a personal computer (PC) with LabVIEW software. Curves and data displayed in LabVIEW i.e. source voltage, load voltage, injection voltage, DC-link voltage, source current, and load current respectively. The display form implemented in LabVIEW is in the form of graphs and number indicators. With a graphic display, the reader will find it easier to observe the wave condition both voltage and current during the system condition without and with voltage sag. All data displayed in LabVIEW is real-time and continuous data as long as the single-phase DVR-BES system is operated to the system. In addition to using the LabVIEW, data collection is also carried out by the cos-phi meter to determine the value of the true power factor of source and load as a basis for determining the harmonic of source and load currents. The single-phase DVR-BES system connected to three linear/non-linear loads i.e. bulb lamp 5 W (linear), FL lamp 5 W (non-linear), LED lamp 5 W (non-linear) respectively.

2.6. Hardware and Software Implementation

The LabVIEW interface software diagram consists of the main program in the form of a Graphic User Interface (GUI) which functions to run all indicators and controls on the front panel. Fig. 4 shows the model of the single-phase DVR-BES hardware circuit. The nominal parameters of Fig. 4 are presented in Table 3.

Table 3. Nominal of device parameters

Devices	Design Values
Single phase source voltage	220 V

Frequency	50 Hz
Series Transformer (<i>step-up</i>)	600 VA 7,2/220 V
Main Transformer (CT)	3 A
Current Sensor ACS 712	5A
Relay	1 device
Arduino Uno (Interface)	1 device
Arduino Nano (Flip-Flop)	1 device
Arduino Nano (SPWM))	1 device
Load Resistance (R_C)	0.4 ohm
Load Inductance (L_C)	15 mH
Cos-phi-Meter	1 device
Battery Energy Storage (BES)	12 V/7.2 Ah
DC-link Capacitance (C_{DC})	1000 μF
Bulb Lamp Load	5 W
FL Lamp Load	5 W
LED Lamp Load	5 W




Figure. 4 Single-phase DVR-BES hardware

Where A: Load; B: Cos-phi-meter; C: Arduino Uno; D: Voltage Sensor Transformer; E: Current Sensor; F: Arduino Nano SPWM; G: Relay 1 (4 Channel); H: Arduino Nano Flip-Flop; I: Two Relays (220V-AC); J: Gate Driver Optocoupler; K: DC-link Capacitance and BES filter (C_{DC}, L_1, C_1); L: Series Active Filter; M: Load Impedance (R_C, L_C); N: Series Inductance (L_{Se}); O: Main Transformer; P: Source Current Sensor; Q: Gate Driver Transformer; R: Series Transformer; S: Source Voltage; T: BES and U: Universal Serial Bus (USB) for data communication between hardware PC.

Fig. 5 shows the overall GUI program design and the component parts of the single-phase DVR-BES. In order for the LabVIEW software interface on the PC to communicate with the Arduino Uno, a program is needed to communicate the two devices. The communication program used by Lifa Base. Lifa Base is the driver for Arduino Uno in connecting data communication with PC. Lifa Base is the default program from Arduino when users install LabVIEW.

3. Results and Discussion

Fig. 1 shows a series of DVR supplied by BES connected to a load of Bulb, FL, and LED respectively. The series transformer connected to the load functions to inject the voltage from the series active filter during voltage sag. The Arduino Nano Flip-Flop is used as a timer to run simulated data collection. The cycle timer applied to the DVR is 1 second on and 1 second off. The data collection period is carried out with a LabVIEW simulation for 3 seconds, with 80% depth of source voltage sag duration between 1 to 2 seconds. Data collection is carried out at 1.5 seconds from the curve of the source voltage (V_S), injection voltage (V_{inj}), load voltage (V_L), DC-link voltage ($V_{DC-Link}$), source current (I_S), and load current (I_L), curves. The true power-factor (Pf_{true}) data in the source bus and load bus is measured from the cos-phi meter.

Using the same LabVIEW simulation procedure and period, data collection is also carried out without the voltage sag. The percentage of load voltage sag deviation is calculated using Eq. (1) with a pre-sag voltage of 203 V. Base on true power-factor, then harmonics current is measured using Eq. (8). Table 4 presents the performance of voltage, current, and percentage of sag deviation of load voltage (V_L) of the single-phase DVR supplied by BES without and with voltage sag disturbance. Table 5 presents the performance of true power factor (Pf_{true}) and harmonics value of the single-phase DVR supplied by BES without and with voltage sag disturbance. Fig. 6, Fig. 7, and Fig. 8 show the performance of voltage and current of the single-phase DVR supplied by BES connecting to bulb lamp, FL lamp, and LED lamp load respectively.





Figure. 5 Software design using LabVIEW interface for simulate signal i.e. (A) arduino-uno data communication, (B) source voltage (V_S), (C) injected voltage (V_{inj}), (D) load voltage (V_{inj}), (E) source current (I_S), (F) load current (I_L), (G) DC-link voltage ($V_{DC-Link}$), and (H) mixed signal graph

Table 4. Performance of voltage, current, and sag deviation of load voltage of the single-phase DVR supplied by BES

No.	Load Type	V_S (V)	V_{Inj} (V)	V_L (V)	I_S (A)	I_L (A)	$V_{DC-Link}$ (V)	Sag Dev of V_L (%)
Without Voltage Sag								
1.	Bulb Lamp	203	0	203	0.208	0.166	13.03	0
2.	FL Lamp	203	0	203	0.208	0.083	13.03	0
3.	LED Lamp	203	0	203	0.270	0.166	13.03	0
With Sag Voltage								
4.	Bulb Lamp	44.7	168	216	0.228	0.145	8.20	6.40
5.	FL Lamp	50.3	200	256	0.166	0.208	7.33	26.13
6.	LED Lamp	49.1	133	185	0.249	0.789	8.06	8.87

Table 5. Performance of power factor and harmonics of the single-phase DVR supplied by BES

No.	Load Type	Source Pf_{true} (pu)	Load Pf_{true} (pu)	Source THD_I (%)	Load THD_I (%)
Without Voltage Sag					
1.	Bulb Lamp	0.850	0.999	17.647	0.1001
2.	FL Lamp	0.900	0.999	11.111	0.1001
3.	LED Lamp	0.990	0.999	1.010	0.1001
With Sag Voltage					
4.	Bulb Lamp	0.985	0.998	1.523	0.2040
5.	FL Lamp	0.985	0.998	1.523	0.6040
6.	LED Lamp	0.990	0.975	1.010	2.5640

Figure 6 Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to bulb lamp load using LabVIEW




Figure. 7 Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to FL lamp load using LabVIEW




Figure. 8 Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to LED lamp load using LabVIEW

Fig. 6 shows the simulation curve of the sag voltage on a single-phase DVR system supplied by a BES connected to a bulb lamp load. The voltage sag disturbance lasts from $t = 1$ to $t = 2$ seconds with a total simulation time of 3 seconds. The measurements on all simulation parameters curves are carried out at $t = 1.5$ seconds. At $t = 1$ to $t = 2$ seconds, the source voltage (V_S) drops from 230 V to 44.7 V, and the series transformer injects a voltage (V_{Inj}) of 168 V so that the load voltage (V_L) remains constant at 216 V. In this disturbance condition the value of the

source current (I_S) is 0.228 A and the load current (I_L) drops to 0.45 A. To keep the load voltage (V_L) maintain constant, BES releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 8.20 V.

Fig. 7 shows the simulation curve of sag voltage on a single-phase DVR system supplied by the connected BES to the FL lamp load. At $t = 1$ to $t = 2$ seconds, the source voltage (V_S) drops from 230 V to 50.3 V and the series transformer injects a voltage (V_{Inj}) of 200 V so that the load voltage (V_L) remains

constant at 256 V. During the duration of the sag voltage, the capacitance effect of the capacitor component able to store charge on the FL lamp load, causing the load voltage value to exceed the source voltage. In the disturbance conditions, the value of the source current (I_S) is 0.166 A and the load current (I_L) drops to 0.208 A. To keep the load voltage (V_L) maintain constant, BES releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 7.33 V.

Fig. 8 shows a simulation curve voltage sag on a single-phase DVR system supplied by BES connects to the LED lamp load. At $t = 1$ to $t = 2$ seconds, the source voltage (V_S) drops from 230 V to 49.1 V and the series transformer injects a voltage (V_{inj}) of 133 V so that the load voltage (V_L) remains constant at 185 V. During the disturbance conditions, the value of the source current (I_S) is 0.249 A, and the load current (I_L) increases to 0.789 A. To keep the load voltage (V_L) maintain constant, BES then releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 8.06 V.




Figure. 9 Performance of sag deviation of V_L for single phase DVR-BES system on three load type

Fig. 9 shows that for the system without sag voltage, the series active filter circuit and series transformer on a single-phase DVR-BES system is not able to inject voltage into the load, so produces a percentage of sag deviation of load voltage (V_L) of 0%. Otherwise if the system with sag voltage, the single-phase DVR-BES system is able to maintain the load voltage (V_L) i.e. bulb lamp, FL lamp, and LED lamp of 216 V, 256 V, and 185 V, respectively. The percentage of load voltage deviation for the system with sag deviation of V_L for the three loads type are 6.4%, 26.13%, and 8.87%, respectively.




Figure.10 Performance of source true power-factor for single phase DVR-BES system on three load type

Fig. 10 shows the measurement of source true power-factor without voltage sag of the bulb lamp has the worst true power-factor (Pf_{true}) of 0.850 per-unit (pu) leading compared to an FL lamp of 0.900 pu leading and an LED lamp of 0.909 pu leading. Otherwise, for the system with voltage sag, the single-phase DVR-BES system produces source true power factor (Pf_{true}) for a bulb lamp, FL lamp, and LED lamp of 0.985 pu leading, 0.985 pu leading, and 0.990 pu leading respectively.




Figure. 11 Performance of load true power-factor for single phase DVR-BES system on three load type

Fig. 11 shows the measurement of load true power-factor without voltage sag for all load categories results in the same true power factor (Pf_{true}) of 0.999 pu leading. Otherwise, for the system with voltage sag is able to result in load true power factor (Pf_{true}) i.e. bulb lamp, FL lamp, and LED lamp of 0.975 pu leading, 0.998 pu leading, and 0.994 pu leading respectively.




Figure. 12 Performance of source harmonics for single phase DVR-BES system on three load type

Fig. 12 shows that the system without sag voltage is able to produce the source THD_1 for bulb lamp, FL lamp, and LED lamp of 17.647%, 11.111%, and 1.010% respectively. Otherwise, for the same system with sag voltage is able to result source THD_1 for bulb lamp, FL lamp, and LED lamp of 1.523%, 1.523%, and 1.010% respectively.




Figure. 13 Performance of load harmonics for single phase DVR-BES system on three load type

Fig. 13 shows that the system without voltage sag is able to produce the same load THD_I for bulb lamp, FL lamp, and LED lamp of 0.1001%. Otherwise, for the same system with voltage sag is able to result in load THD_I for bulb lamp, FL lamp, and LED lamp of 0.204%, 0.604%, and 2.564% respectively. Fig 10 and Fig. 11 shows in the case of

voltage sag and three types of loads, the LHE lamp is able to result in the best performance because it is able to produce the highest source true power factor (Pf_{true}) of 0.990 pu and the lowest source THD_I of 1.010%. The source THD_I and load THD_I value in voltage sag also had met the IEEE 519.

Table 6. Comparison of implementation UVTG-DVR-BES-Arduino-Uno-LabVIEW (proposed study) and previous studies

No.	Authors	Methods	Depth Sag of V_S (%)	Sag Dev of V_L (%)	Load THD_V (%)	Source THD_I (%)	Source Pf_{true}	Real Time
1	D.N. Katole, et.al [8]	Improved SRF	42	7.6	NA	NA	NA	Not
2	M.T. Hagh, et.al. [10]	FLC	92 without and 95 with DG	8.9 without DG and 6.4 with DG	1.26 without DG and 3.54 with DG	NA	NA	Not
3	H.K. Yada, et. al [16]	SOGI-PLL	30	3.0	NA	NA	NA	Not
4	S. Galeshi, et. al. [17]	Multilevel Cascade H-Bridge Inverter	20	0.0	4.0	NA	NA	Not
5	R. Nittala, et.al [19]	IDVR with VSI and CSI	27.7 with VSI and CSI	0 with VSI and CSI	0.06 with VSI and 0.05 with CSI	NA	NA	Not
6	E. Babaei, et. al. [22]	Direct Converter	65	0	7.07 (Average)	NA	NA	Not
7	A. Benhail, et.al. [23]	TDVR-PI	30	2.18	24	NA	NA	Not
8	J. Ye, et.al. [26]	Elliptical Restoration	60	NA	NA	NA	0.75	Not
9	R. Omar, et.al [28]	DVR-Super-capacitor	30	0	NA	2.38	NA	Not
10	C.K. Sundarabalan, et. al. [29]	CAESPDVR-ANFIS	46.67 (Average)	0.4	2.35	NA	NA	Not
11	V.K. Awaar, et.al. [31]	VSI-SPWM-NI-myRIO-1900-Labview	50	8.79	NA	NA	NA	Yes
12	A.Kiswantono et.al. [32]	UVTG-DVR-BES-PV	80	2.89 (Average)	5.81 (Average)	NA	NA	Not
13	Proposed Study	UVTG-DVR-BES-Arduino-Uno-Labview	80	Bulb=6.4 FL =26.13 LED=8.87	NA	Bulb=1.523 FL=1.523 LED=1.010	Bulb=0.985 FL=0.985 LED=0.990	Yes

Note: NA = note available

Table 6 shows the validation of the results for the proposed study compared to the 12 previous studies. The parameters observed are depth of sag of V_S , sag deviation of V_L , load THD_V , source THD_I , and real-time simulation. At [8], D.N. Katole, et.al proposed an improved SRF on the single-phase DVR series. With a depth of sag of V_S of 42%, this method

produces a sag deviation of V_L of 7.6%. Furthermore, the FLC method for sag stress compensation was proposed by M.T. Hagh, et.al [10]. With a depth of sag of V_S of 92% without and 95% with DG, the FLC method yields a sag deviation of V_L of 8.9% without DG and 6.4% with DG, and a load THD_V of 1.26% without DG and 3.54 with DG. The SOGI-PLL

method proposed by Yada et. Al [16], with a depth of sag of V_S of 30% was able to produce a sag deviation of V_L of 3.0%. S. Galeshi, et. al [17] already offer Multilevel Cascade H-Bridge Inverter topology. With a depth of sag of V_S of 20%, this topology produces a sag deviation of V_L of 0% and a load of THD_V of 4%. IDVR configuration with VSI and CSI has been proposed by R. Nittala, et.al [19]. With a depth of sag of V_S of 27.7% (with VSI and CSI), this configuration resulted in a sag deviation of V_L of 0%, load THD_V of 0.06% (with VSI) and 0.05% (with CSI). E. Babaei, et. al [22] have proposed a direct converter topology to mitigate voltage sag. With a depth of sag of V_S of 65%, this topology produces a sag deviation of V_L of 0% and a load THD_V of 7.07% (average).

The TDVR-PI configuration has been proposed by A. Benhail, et.al. [23]. With a depth sag of V_S , of 30%, this configuration results in a sag deviation of V_L of 2.18% and a load THD_V of 24%. J. Ye, et.al [26] have proposed an elliptical restoration method for voltage sag compensation and power factor correction. With a depth of sag of V_S , of 60%, this method is able to produce a source pf_{true} of 0.75 pu. The DVR-Super-capacitor configuration has been implemented by R. Omar, et.al [28]. With a depth of sag of V_S , of 30%, this topology is able to produce a sag deviation of V_L of 0 % and source THD_I of 2.38%. The CAESPDVR-ANFIS topology has been investigated by C.K. Sundarabalan, et. al. [29]. With a depth of sag of V_S , of 46.67% (average), this topology was able to produce a sag deviation of V_L of 0.4% and a load of THD_V of 2.35%. V.K. Awaar, et.al. [31] have implemented a VSI-SPWM-based single-phase DVR model with the NI-myRIO-1900 interface monitored in real-time by LabVIEW. With a depth of sag of V_S , of 50%, this model was able to produce a sag deviation of V_L of 8.79%. DVR control supplied by BES-PV using the UVTG method has been observed by A. Kiswantonono [32]. With a depth of sag of V_S , of 80%, this configuration and method were able to produce a sag deviation of V_L of 2.89% (average) and a load THD_V of 5.81% (average). Based on the results of research [31] and [32], then this study has implemented the single-phase DVR model using the UVTG method with the Arduino-Uno interface monitored in real-time by LabVIEW. With a depth of sag of V_S of 80%, the proposed model is able to produce sag deviation of V_L of 6.4% (Bulb), 26.13% (FL), and 8.87% (LED). The model is also able to produce THD_I source of 1.523% (Bulb), 1.523% (FL), and 1.101% (LED) and pf_{true} respectively 0.985% (Bulb), 0.985% (FL), and 0.909% (LED). The proposed study is able to give the best

performance because it is able to produce source THD_I lower than [28] and source pf_{true} is higher than [26]. Another contribution is that by using the Arduino-Uno interface, the proposed model can be run and monitored in real-time with LabVIEW. It is different from the simulations conducted by 12 previous researchers (except [31]) which were still carried out off-line using Matlab/Simulink environment.

4. Conclusion

The system using a single-phase DVR supplied by BES with load voltage controlled by a UVTG method has been implemented. The model is connected to three types of linear/non-linear load i.e. bulb lamp, FL lamp, and LED lamp. This configuration is proposed to mitigate 80% voltage sag using the Arduino-Uno hardware and monitored by LabVIEW simulation in real-time. The investigated parameter are source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power-factor measurements are also carried out to obtain the harmonics of the source current and load current. During voltage sag, the single-phase DVR-BES system is able to maintain load voltage for all types of loads. From the system with voltage sag and three different types of loads, the LHE lamp is able to result in the best performance because it is able to produce the highest source current power factor (pf_{true}) and the lowest source THD_I . The source THD_I and load (THD_I) with voltage sag also had met the IEEE 519. The proposed study is able to give the best performance because it is able to produce source THD_I lower than the previous studies. By using the Arduino-Uno interface, this model can be run and monitored in real-time with LabVIEW better from the simulations conducted by previous researchers which were still carried out off-line using Matlab/Simulink.

In a system using a single-phase DVR-BES connected to the FL load, there is a significant increase in load voltage of 256 V compared to the source voltage. The percentage of sag voltage for FL lamps also increased by 26.13% and has far exceeded the value of 5%. The implementation of a single-phase bidirectional inverter circuit as the interface between the BES and series active filters can be proposed as future work to overcome this problem. The measurement of source THD_V and load THD_V in the proposed model is also necessary to determine the harmonic mitigation performance of the voltage within the IEEE 519 limit.

Conflicts of Interest

The authors declare no conflict of interest.

Author Contributions

Conceptualization, Y.A. Setiawan and A. Amirullah; methodology, Y.A. Setiawan and A. Amirullah; software, Y.A. Setiawan; validation, Y.A. Setiawan; formal analysis, Y.A. Setiawan and A. Amirullah; investigation, Y.A. Setiawan and A. Amirullah; resources, Y.A. Setiawan; data curation, Y.A. Setiawan; writing—original draft preparation, Y.A. Setiawan; writing—review and editing, Y.A. Setiawan; visualization, Y.A. Setiawan; supervision, A. Amirullah; project administration, Y.A. Setiawan; funding acquisition, A.Amirullah. All authors read and approved the final manuscript.

Acknowledgements

The authors would like to acknowledge to Institutions of Research and Community Service Universitas Bhayangkara Surabaya, for funding to this research base on Decree Letter Number 65/XI/2020/UBHARA date 19 November 2020.

References

- [1] IEEE Std. 1346, “IEEE Recommended Practice for Evaluating Electric Power System Compatibility with Electronic Process Equipment”, 1998.
- [2] IEEE Std. 1159, “IEEE Recommended Practice for Monitoring Electric Power Quality”, 1995.
- [3] M. Farhadi-Kangarlu, E. Babaei, and F. Blaabjerg, “A Comprehensive Review of Dynamic Voltage Restorers”, *Electrical Power and Energy Systems*, Vol. 92, pp. 136–155. 2017.
- [4] V.V. Ghatge and A.V. Naik, “Implementation of Multilevel Inverter”, In: *Proc. of 2nd International Conference on Computing Methodologies and Communication*, Erode India, pp. 856-859, 2018.
- [5] S. Kim, H-G. Kim, and H. Cha, “Dynamic Voltage Restorer Using Switching Cell Structured Multilevel AC-AC Converter”, *IEEE Transactions on Power Electronics*, Vol. 32, Issue. 11, pp. 1-13, 2017.
- [6] A.K. Gupta and P. Gupta, “A Novel Control Scheme for Single and Three phase Dynamic Voltage Restorer Using PSCAD/EMTDC”, In: *Proc. of International Conference on Smart Electric Drives and Power System*, Nagpur, India, pp. 44-49, 2018.
- [7] S. Jothibasu and M.K. Mishra, “A Control Scheme for Storageless DVR Based on Characterization of Voltage Sags”, *IEEE Transactions on Power Delivery*, Vol. 29, Issue. 5, pp. 1-9, 2014.
- [8] D. N. Katole, M. B. Daigavane, S. P. Gawande, and P. M. Daigavane, “Vector Based Analysis for Design of Single Phase SRF Controller in Dynamic Voltage Restorer”, In: *Proc. of IEEE International Conference on Power Electronics, Drives and Energy Systems*, Chennai, India, pp.1-6, 2018.
- [9] P. Narnaware and V.A. Huchche, “Control Methods to Mitigate Voltage Sag Using Dynamic Voltage Restorer”, In: *Proc. of International Conference on Smart Electric Drives and Power System*, Nagpur, India, pp. 147-150, 2018.
- [10] M.T. Hagh, A.Shaker, F. Sohrabi, and I.S. Gungel, “Fuzzy-Based Controller for DVR in The Presence of DG”, In: *Proc. of 9th International Conference on Theory and Application of Soft Computing, Computing with Words and Perception*, Budapest, Hungary, pp. 684-690, 2017.
- [11] E. D. Rosli, M. N. Hidayat, S. Z. Mohammad Noor, and N. Hamzah, “Investigation on Single Phase AC-AC Dynamic Voltage Restorer Towards Mitigate Voltage Sag”, In: *Proc. of IEEE Symposium on Computers & Informatics*, Langkawi, Malaysia, pp. 206-211, 2013.
- [12] E. Diyana binti Rosli, M. Nabil bin Hidayat, Rahimi bin Baharom, “Single Phase AC-AC Dynamic Voltage Restorer”, In: *Proc. of International Conference on Power Electronics and Drive Systems*, Kitakyushu, Japan, pp. 1257-1262, 2013.
- [13] A. Zargar and S.M. Barakati, “A New Dynamic Voltage Restorer Structure Based on Three-Phase to Single-Phase AC/AC Matrix Converter”, In: *Proc. of The 20th Iranian Electrical Power Distribution Conference*, Zahedan, Iran, pp.234-238, 2015.
- [14] B.L.S. Shraddha, Sonicka R, S.J. Pillai, and S. Modi “Simulation and Analysis of Dynamic Voltage Restorer”, In: *Proc. of 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology*, Bangalore, India, pp. 1388-1393, 2018.
- [15] K. Gai, K. Bi, S. Fan, and L. Sun, “A Method of Voltage Detection Specific to Single-Phase Dynamic Voltage Restorer”, In: *Proc. of IEEE Transportation Electrification Conference and Expo, Asia-Pacific*, Harbin, China, pp. 1-4, 2017.
- [16] H. K. Yada and M.S.R Murthy, “Operation and Control of Single-Phase DVR based on SOGI-

- PLL”, In: *Proc. of IEEE International Conference on Power Electronics, Drives and Energy Systems*, Trivandrum, India, pp. 1-5, 2016.
- [17] S. Galeshi and H. Iman-Eini, “Dynamic Voltage Restorer Employing Multilevel Cascaded H-Bridge Inverter”, *IET Power Electronics*, Vol. 9, Issue. 11, pp. 1-9, 2016.
- [18] P.B. Shendge, S. Natthuji Charde, and S. H. Pawar, “Dynamic Voltage Restorer Based on H-Bridge Inverter with Non-Linear Load”, In: *Proc. of 3rd International Conference for Convergence in Technology*, Pune, India, pp. 1-6, 2018.
- [19] R. Nittala, A.M. Parimi, and K.U. Rao, “Comparing the Performance of IDVR for Mitigating Voltage Sag and Harmonics with VSI and CSI as Its Building Blocks”, In: *Proc. of IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems*, Kozhikode, India, pp. 1-5, 2015.
- [20] H.M. Wijekoon, D.M. Vilathgamuwa and S.S. Choi, “Interline Dynamic Voltage Restorer: An Economical Way to Improve Interline Power Quality”, *IEE Proceedings Generation, Transmission and Distribution*, Vol. 150, Issue. 5, pp. 513-520, 2003.
- [21] E. Babaei, M. Farhadi Kangarlu, and M. Sabahi, “Compensation of Voltage disturbances in distribution systems using single-phase dynamic voltage restorer”, *Electric Power Systems Research*, Vol. 80, pp. 1413–1420, 2010.
- [22] E. Babaei and M. Farhadi Kangarlu, “Operation and Control of Dynamic Voltage Restorer using Single-Phase Direct Converter”, *Energy Conversion and Management*, Vol. 52, pp. 2965-2972, 2011.
- [23] A. Benhail and V. Kumar, “Modeling and Simulation of a Single Phase Transformer Less Dynamic Voltage Restorer (TDVR) For Domestic Application”, In: *Proc. of International Conference on Innovations in Electrical, Electronics, Instrumentation and Media Technology*, Coimbatore, India, pp. 364-366, 2017.
- [24] B. Bae, J. Lee, J. Jeong, and B. Han, “Line-Interactive Single-Phase Dynamic Voltage Restorer With Novel Sag Detection Algorithm”, *IEEE Transactions on Power Delivery*, Vol. 25, Issue. 4, pp. 2702-2709, 2010.
- [25] D.N. Katole, M.B. Daigavane, S.P.Gawande, and P.M. Daigavane, Analysis, Design, and Implementation of Single Phase SRF Controller for Dynamic Voltage Restorer under Distorted Supply Condition, In: *Proc. of 15th International Symposium on District Heating and Cooling Assessing the Feasibility of using The Heat Demand-Outdoor Temperature Function for a Long-Term*, Chennai, India, pp. 716-723, 2017.
- [26] J. Ye, H.B. Gooi, B. Wang, Y. Li, and Y. Liu, “Elliptical Restoration Based Single-Phase Dynamic Voltage Restorer for Source Power Factor Correction”, *Electric Power Systems Research*, Vol. 166, pp. 199-209, 2019.
- [27] J.R.S. Martins, D.A. Fernandes, F.F. Costa, M.B.R. Correa, A.J. Sguarezi Filho, and E.R.C. da Silva, “Optimized Voltage Injection Techniques for Protection of Sensitive Loads”, *Electrical Power and Energy Systems*, Vol. 116, pp.1-7, 2020,
- [28] R. Omar and N.A. Rahim, “Voltage Unbalanced Compensation using Dynamic Voltage Restorer Based on Supercapacitor”, *Electrical Power and Energy Systems*, Vol. 43, pp. 573–581, 2012.
- [29] C.K. Sundarabalan, N. Tejasree, R.V. Shankar, Yeseswini Puttagunta, and V. Vignesh, “Compressed Air Energy Storage Powered Dynamic Voltage Restorer for Voltage Compensation in Three-Phase Distribution System”, *Sustainable Cities and Society*, Vol. 46, pp. 1-11, 2019.
- [30] T. Li, L. Zeng, Q. Huang, X.D. Liu, Y. Liu, Q. Xie, X.Y. Chen, “A DC-Type Dynamic Voltage Restorer Based on Hybrid Energy Storage”, In: *Proc. of International Conference on Applied Superconductivity and Electromagnetic Devices*, Tianjin, China, pp. 1-2, 2018.
- [31] V.K. Awaar, P. Jugge, and T. Kalyani S, Optimal Design And Testing of A Dynamic Voltage Restorer For Voltage Sag Compensation And To Improve Power Quality, In: *Proc. of 42nd Annual Conference of the IEEE Industrial Electronics Society*, Florence, Italy, pp. 3745-3750, 2016.
- [32] A. Kiswantono, E. Prasetyo, and A. Amirullah, “Mitigation Voltage Sag/Swell and Harmonics Using DVR Supplied by BES and PV System”, In: *Proc. of Electrical Power, Electronics, Communications, Controls and Informatics Seminar*, Batu, East-Java, Indonesia, pp. 36-41, 2018.
- [33] W.M. Grady and R.J. Gilleskie, “Harmonics and How They Relate to Power Factor”, In: *Proc. of EPRI Power Quality Issues & Opportunities Conference*, San Diego, California, USA, pp.1-8, 1993.

Lampiran 2.6

Bukti Pembayaran Makalah

INVOICE

Intelligent Networks and Systems Society

啓江口

eguti@fit.ac.jp

Paid

Invoice #: 0872
Invoice Date: 22 Jan 2021
Due date: 21 Feb 2021

Amount due:
0,00 \$



Scan. Pay. Go

Bill To:

amirullah@ubhara.ac.id

Description	Quantity	Price	Amount
Publication fee: Intelligent Networks and Systems Society (INASS)	1	350,00 \$	350,00 \$
Publication fee for the International Journal of Intelligent Engineering and Systems (IJIES)			
		Subtotal	350,00 \$
		Discount (0%)	0,00 \$
		Total	350,00 \$
		Amount paid	-350,00 \$
		Amount due	0,00 \$ USD

Notes

Dear authors,

Thank you for your interest and support to IJIES.
Your final manuscript is ready for the publication in IJEIS.
We kindly request you to pay your publication fee.

After you finished your payment, please send the payment proof to ijies@inass.org.
We'll send the official receipt and your acceptance letter later.

P.S.
Currently, the IJIES is indexed by SCOPUS.
(see <https://www.scopus.com/sourceid/21100199790?origin=sbrowse>)
However, please bear in mind that SCOPUS suddenly drop journals from the list. No refund will be given even if the IJIES is dropped from SCOPUS list.

Best regards,
IJIES Editor.

MENU

**Intelligent Networks and Systems Society**

- 350,00 \$

22 January 2021

Invoice paid

Paid with

VISA Credit Card x-3777

350,00 \$

You'll see "PAYPAL *INTELLIGENT" on your card statement.

Ship to

Amirullah Amirullah

Universitas Bhayangkara Surabaya

Jl. Ahmad Yani 114

Surabaya 60231

EAST JAVA

Indonesia

Transaction ID

7LS31216TJ4521621

Seller info[Intelligent Networks and Systems Society](#)

+81 926063137

<http://www.inass.org/index.html>**Purchase details**

Publication fee: Intelligent Networks and Systems Society (INASS)

350,00 \$

Publication fee for the International Journal of Intelligent Engineering and Systems (IJIES)

Total350,00 \$

Need help?If there's a problem, make sure to contact the seller through PayPal by **21 July 2021**.

[HELP](#) [CONTACT US](#) [SECURITY](#)

Copyright ©1999-2021 PayPal. All rights reserved.

[Privacy](#) [Legal](#)

Lampiran 2.7

Copyright Form Makalah

Intelligent Networks and Systems Society (INASS)
COPYRIGHT TRANSFER FORM
<http://www.inass.org>

Please complete and sign this form and send it back to us with the final version of your manuscript (PDF & DOCx). It is required to obtain a written confirmation from authors in order to acquire copyrights for papers published in IJIES (International Journal of Intelligent Engineering and Systems).

Title of a corresponding author (Prof./Assoc.Prof./Assis.Prof./Dr./Mr./Ms.)	Dr.
Full Name and Surname	Amirullah Amirullah (Full Name), Amirullah (Surname)
Paper ID	3819
Paper Title	Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation
Authors	¹Yohanes Artha Setiawan and ^{1*}Amirullah Amirullah (Corresponding Author)
Organisation	¹Electrical Engineering Study Program, Faculty of Engineering, Universitas Bhayangkara Surabaya, Surabaya 60231
Address	Jalan Ahmad Yani 114 Surabaya
Postal code	60231
City	Surabaya
Country	Indonesia
Telephone	¹+62-812-4922-6044 and ^{1*}+62-81-949649423
E-mail	¹yohanesartha96@gmail.com and ^{1*}amirullah@ubhara.ac.id (Corresponding Author)

Copyright Transfer Statement

The copyright to this article is transferred to the Intelligent Networks and Systems Society (INASS) if and when the article is accepted for publication. The undersigned hereby transfers any and all rights in and to the paper including without limitation all copyrights to the Intelligent Networks and Systems Society (INASS). The undersigned hereby represents and warrants that the paper is original and that he/she is the author of the paper, except for material that is clearly identified as to its original source, with permission notices from the copyright owners where required. The undersigned represents that he/she has the power and authority to make and execute this assignment.

We declare that:

1. This paper has not been published in the same form elsewhere.
2. It will not be submitted anywhere else for publication prior to acceptance/rejection by this Conference/Journal.
3. A copyright permission is obtained for materials published elsewhere and which require this permission for reproduction.

The copyright transfer covers the exclusive right to reproduce and distribute the article, including reprints, translations, photographic reproductions, microform, electronic form (offline, online) or any other reproductions of similar nature. The corresponding author signs for and accepts responsibility for releasing this material on behalf of any and all co-authors. This agreement is to be signed by at least one of the authors who has obtained the assent of the co-author(s) where applicable. After submission of this agreement signed by the corresponding author, changes of authorship or in the order of the authors listed will not be accepted.

Yours Sincerely,



Corresponding Authors's Full name & Signature:.....AMIRULLAH AMIRULLAH

Date:22 JANUARY 2021

** Please Compile This Form, Sign and Send By E-mail : ijies@inass.org

Lampiran 2.8

Revisi camera ready
makalah



Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation

Yohanes Artha Setiawan¹Amirullah Amirullah^{1*}

¹Electrical Engineering Study Program, Faculty of Engineering,
 Universitas Bhayangkara Surabaya, Surabaya 60231, Indonesia

* Corresponding author's Email: amirullah@ubhara.ac.id

Abstract: This paper aims to design and implement a single-phase dynamic voltage restorer (DVR) supplied by battery energy storage (BES) using load voltage controlled by the unit vector template generation (UVTG) method. The UVTG method on the DVR system is implemented using the Arduino-Uno hardware. LabVIEW-based interface simulation is used for monitoring the parameter in real-time during 80% voltage sag period i.e. source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power factor measurements are also carried out to obtain total harmonic distortion (THD) of the source current and load current. The single-phase DVR system is connected to load i.e. a 5-watt bulb lamp (linear-load), 5-watt fluorescent (FL) lamp (non-linear load), and 5-watt light-emitting diode (LED) lamp (non-linear load). During voltage sag, the single-phase DVR-BES system is able to maintain load voltage i.e. bulb lamp, FL lamp, and LED lamp of 216 volts, 256 volts, and 185 volts, respectively. The percentage of load sag voltage deviation for each load is 6.4%, 26.13%, and 8.87%, respectively. The measurement of source power-factor with voltage sag results in source true power factor of three loads of 0.985 pu leading, 0.985 pu leading, and 0.990 pu leading respectively. On the same system with voltage sag, single phase DVR-BES is able to result in **source current THD** for three loads of 1.523%, 1.523%, and 1.010% respectively. The proposed study is able to give the best performance because it is able to produce **source current THD** lower than the previous studies. By using the Arduino-Uno interface, this model can be run and monitored in real-time with LabVIEW better from the simulations conducted by previous researchers which were still carried out off-line using Matlab/Simulink.

Keywords: Single Phase DVR, BES, Arduino Uno, LabVIEW, Voltage Sag

1. Introduction

During the last decade, there has been an increase in the number of sensitive and critical loads. On the other hand, the use of these tools also has an impact on deteriorating Power Quality (PQ). Among a number of PQ problems, problems related to voltage mitigation are also of increasing importance from a sensitive load and customer point of view. PQ problems related to voltage i.e. voltage sag, voltage swell, voltage harmonics, fluctuations, interruptions, and imbalance. In accordance with IEEE 1346 [1] and IEEE 1159 [2] standards, the sag voltage is defined as the RMS (root mean square) AC voltage sag with a magnitude of 10%

to 90% of the nominal voltage, at power frequencies with a duration of 0.5 cycles to one minute. The voltage sag is caused by a single-phase short circuit to ground in the power system, starting in large-capacity induction motors, and sudden changes in the system connected to large loads [3]. Viewed from the system, the DVR is divided into two systems, namely one-phase DVR and three-phase DVR. Then three-phase DVR is connected to a 3 phase 3 wire (3P3W) or a 3 phase 4 wire (3P4W) system. Next, this paper will further focus on the design and implementation of single-phase DVRs to mitigate voltage sag at the source side and connect to a number of the linear/non-linear load. The simulation of low voltage single phase DVR based on the multilevel inverter to protect sensitive loads has been implemented

in [4]. The proposed model is able to compensate for the voltage sag and increase the PQ on the load side. A DVR topology using a cascaded multilevel direct pulse with modulation (PWM) ac-ac converter has been proposed in [5]. In this scheme, the unit cell of the multilevel converter consists of a single-phase ac-ac converter PWM using a switching cell (SC) structure that is paired with an inductor. The implementation of the phase shift PWM technique is capable of significantly reducing the size of the output filter inductor. One and three-phase DVR control schemes using PSCAD/EMTDC have been observed in [6]. The proposed system is able to compensate for a number of voltage sag variations and keep the load voltage constant. DVR control scheme with an ac-ac converter, based on voltage drop characterization has been investigated in [7] to reduce voltage drop with phase jumps. The superiority of the proposed control scheme is then validated on an ac-ac interphase converter topology. The vector-based one-phase DVR control using an improved synchronous reference frame (SRF) has been proposed in [8]. The vector analysis used in this control method during the voltage period was able to provide the magnitude and phase of the injection voltage.

The control methods to reduce sag voltages using a fuzzy logic controller (FLC) connected with sensitive loads [9] and distributed generation (DG) [10] have been proposed. The FLC control was used to generate pulses with the Sinusoidal Pulse Width Modulation (SPWM) technique at the output of an active filter circuit. Comparing to proportional-integral (PI) control, FLC control was able to provide better performance during voltage sag because it has more advantages in terms of resistance to parameter variations and system execution. A DVR with DG-connected FLC control also able to enhance voltage profiles, power quality, and reliability. Single-phase and three-phase DVRs use a single-phase ac to ac matrix converter to replace voltage source inverter (VSI), has been investigated by Matlab in [11],[12], and in PSCAD [13], at a number of variations in source voltage (sag, flicker, and unbalance). The single-phase DVR has been simulated in [14] and a special voltage detection method for single-phase DVRs has been introduced in [15]. The simulation results show that the DVR was able to maintain the nominal load voltage, despite interference and other abnormal conditions from the source side. The special detection method using double closed-loops of the proportional-resonant controller was also able to provide superior performance in voltage detection and compensation.

The DVR control scheme for reference voltage generation based on a single-phase Second Order Generalized Integrator-Phase Lock Loop (SOGI-PLL) using a series of active compensator has been observed

in [16]. The proposed scheme is capable of dynamically responding, detecting, and rapidly compensating for sag/swell voltages without and with phase jumps. A DVR that uses a multilevel H-bridge inverter with a capacitor as an energy source has been introduced in [17]. This configuration allows the DVR to connect directly to a medium-voltage network, eliminating the need for a series injection transformer and batteries. The DVR model was the same but uses a single H-Bridge inverter and a battery on sag/swell voltage disturbances connected to the non-linear load which has also been observed in [18]. Interline DVR (IDVR) on two same [19] and different voltage distribution lines with voltage source inverter (VSI) and current source inverter (CSI) [20] to restore voltage sag and harmonics has been introduced. When voltage sag and voltage distortion occur on one channel, the DVR on the same channel is able to perform voltage compensation and harmonics elimination, while the other DVR can recharge the energy to the DC-link to maintain the DC-link voltage constant.

In order to efficiently the number of equipment in the DVR circuit configuration, the implementation of a direct ac/ac converter on the DVR has been introduced in [21],[22]. The proposed configuration uses the minimum switches, did not require a dc-link energy storage element, and has a longer compensation time during sag/swell voltage disturbances. The compensation voltage for each phase is taken from each of the three-phase sources so that each converter was able to operate independently and is also able to compensate for single-phase blackouts and unbalance sag/swell voltages. The use of a single-phase transformer-less DVR (TDVR) to mitigate the sag/swell voltage has been observed in [23]. The proposed configuration was capable of reducing system size and losses compared to DVR which using a series transformer. The single-phase interactive channel DVR using the sag voltage detection algorithm has been developed in [24]. The detection algorithm has a hybrid structure consisting of a momentary detection section and a RMS variation detection section. The DVR development could compensate for input voltage sag or interrupt in 2.0-ms delay and can be used effectively for sensitive loads.

The single-phase DVR with synchronous reference frame control under distorted source conditions has been applied in [25]. The proposed control using a moving average filter (MAF) is capable of extracting positive sequence fundamental components as well as being able to mitigate voltages sag and distorted source voltages. The single-phase DVR using elliptical restoration-based voltage compensation to correct the power factor on the source side has been proposed in [26]. The active and reactive voltage components and centrifugal angles are

used to formulate an elliptical compensation path. So that the voltage will be in-phase with the load current using precise control of the DVR injection voltage. The optimization of the voltage injection technique in DVR to protect sensitive loads has been observed in [27]. The recursive least square (RLS) method is used to estimate the magnitude and phase of the voltage in order to minimize the amplitude of the injection voltage. Meanwhile, repetitive control was proposed to track the compensation voltage. Both controls are suitable for sinusoidal reference and are reliable for mitigating harmonics, sags, and swell distortions.

Energy storage in single or three-phase DVR circuits related to the capacity and type of energy storage has become the attention of many researchers. The determination of the two parameters relates to the ability and duration of the energy storage to supply real power to the inverter during a fault. Unbalanced voltage compensation in 3P3W system using DVR using a super capacitor has been investigated in [28]. The proposed DVR configuration uses a control based on the d-q-0 and Proportional Integral (PI) transformation technique and is further coded using a digital signal processor (DSP). DSP control and super capacitor implementation can mitigate unbalanced voltage disturbances. A compressed air energy storage powered dynamic voltage restorer (CAESPDVR) with ANFIS control has been proposed in [29] to compensate for unbalanced sag/swell voltages and harmonics. The single-phase DVR configuration using a hybrid energy storage system (HES) has been developed in [30].

The HES series consists of superconducting magnetic energy storage (SMES) in collaboration with battery energy storage (BES) on a DC type DVR. The proposed HES concept integrated with fast response large power SMES unit and low-cost high capacity BES can further be implemented in large scale DVR development. The DVR uses VSI method with SPWM to compensate for sag voltage has been implemented in [31]. The voltage sag was able to be simulated and monitored by LabVIEW with the NI myRIO-1900 interface using LabVIEW in real-time. The mitigation of sag/swell voltage and harmonics in low voltage distribution networks using DVR-BES-PV using the UVTG control method has been observed in [32]. The proposed model was able to compensate for sag voltage between 10% to 90% and swell voltage between 110% to 180% with a voltage THD within the IEEE 519 limit.

In this paper, BES is proposed as energy storage and implemented in single-phase DVR using load voltage control with the UVTG method and connected to linear/non-linear loads. The UVTG method on the DVR system is implemented using the Arduino-Uno microcontroller hardware. The LabVIEW based interface simulation is used to monitor electrical

quantities in real-time during the voltage sag period i.e. source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power factor measurements are also carried out to obtain the total harmonic value or Total Harmonic Distortion (THD) of the source current and load current.

This paper is arranged as follows. Section 2 presents the proposed method, UVTG method, percentage of voltage sag, true power factor and harmonic, single-phase DVR-BES using LabVIEW, as well as hardware and software implementation, Section 3 presents results and discussion of the source voltage, injection voltage, load voltage, DC-link voltage, source current, load current, percentage of voltage sag, true power-factor, and current THD which analyzed from data measured by Arduino-Uno and monitored by LabVIEW. In this section, the system connected to the linear/non-linear load with and without voltage sag is selected to present the best performance single-phase DVR-BES system connected to three different types of load during voltage sag. Finally, this paper is concluded in Section 4. All manuscripts must be in English. These guidelines include complete descriptions of the fonts, spacing, and related information for producing your proceedings manuscripts. Table 1 shows the abbreviations used in this paper.

Table 1. Abbreviation

Symbol	Description
PQ	Power Quality
DVR	Dynamic Voltage Restorer
BES	Battery Energy Storage
PV	Photovoltaic
UVTG	Unit Vector Template Generation
THD	Total Harmonic Distortion
Pf_{true}	True Power Factor
FL	Fluorescent
LED	Light Emitting Diode
DG	Distributed Generation
3P3W	Three Phase Three Wire
3P4W	Three Phase Four Wire
SPWM	Sinusoidal Pulse Width Modulation
VSI	Voltage Source Inverter
CSI	Current Source Inverter
SOGI-PLL	Second Order Generalized Integrator-Phase Lock Loop
CAESPDVR	Compressed Air Energy Storage Powered Dynamic Voltage Restorer
ANFIS	Artificial Intelligent Fuzzy Inference System
IDVR	Interline Dynamic Voltage Restorer
CB	Circuit Breaker
RMS	Root Mean Square
GUI	Graphic User Interface
PC	Personal Computer
USB	Universal Serial Bus
PU	Per Unit

2. Research Method

2.1. Proposed Method

Fig. 1 shows a single-phase DVR supplied by BES using load voltage control with the UVTG method. The DVR is a tool that functions to compensate for the load voltage in the event of a voltage sag disturbance on the source bus at a level of 0.1 to 0.9 per unit. The UVTG method on the DVR system is implemented using the Arduino-Uno hardware. LabVIEW-based interface simulation is used to monitor electrical quantities in real-time during the voltage sag period.




Figure. 1 Proposed single phase DVR-BES connected to linear/non-linear load

The observed parameters are source voltage (V_S), injection voltage (V_{inj}), load voltage (V_L), DC-link voltage ($V_{DC-Link}$), source current (I_S), and load current (I_L). The true power-factor (Pf_{true}) measurements are also carried out to obtain the THD value of the source current and load current. There are two cases in this study, the source without voltage sag, and with an 80% voltage sag. In each case, the single-phase DVR system is supplied by BES connected to a 5-watt bulb lamp (linear load), 5 watt FL lamp (non-linear load), and 5 watts LED lamp (non-linear load), so the total selected case is six. The CB1, CB2, and CB3 are used to connect and disconnect links to three linear/non-linear loads. The DVR-BES system configuration is then run based on a predetermined case using Arduino-Uno microcontroller interfaced communication and the results are simulated and monitored in real-time by a LabVIEW. Table 2 shows the notation list and parameters of Fig. 1.

Table 2. Notation list and parameters

Notation	Description
V_S	Source Voltage
V_{inj}	Injection Voltage
V_L	Load Voltage
$V_{DC-Link}$	DC-Link Voltage
I_S	Source Current
I_L	Load Current
I_L^*	Reference Load Voltage

V_m	Peak Fundamental Input Voltage Magnitude
K	Gain
S_1, S_2, S_3, S_4	Gating Signal 1, 2, 3, and 4
Sag_{dev}	Voltage Sag Deviation
$V_{pre-sag}$	Pre-Sag Voltage
V_{sag}	Sag Voltage
Pf_{true}	True Power Factor
P_{avg}	Average Power
S	Apparent Power
V_{rms}	RMS Voltage
I_{rms}	RMS Current
V_{1rms}	RMS Fundamental Voltage
I_{1rms}	RMS Fundamental Current
THD_V	Voltage THD
THD_I	Current THD
P_{1avg}	Fundamental Average Power
$Pf_{displacement}$	Displacement Power Factor
$Pf_{distorted}$	Distorted Power Factor
R_S	Line Resistance (0.1 ohm)
L_S	Line Inductance (0.15 mH)
R_C	Load Resistance (0.4 ohm)
L_C	Load Inductance (15 mH)
L_{se}	Series Inductance (0.015 mH)
L_1	BES Inductance (6 mH)
C_1	BES Capacitance (1000 μ F)
C_{DC}	DC-Link Capacitance (200 μ F)
R_L	Linear/Non-Linear Resistance (0.6 ohm)
L_L	Non-Linear Load Inductance (0.15 mH)
C_L	Non-Linear Load Capacitance (3.3 μ F)
C_R	Ripple Capacitance (0.2 μ F)

2.2. Unit Voltage Template Generation Method

The series active filter protect sensitive loads against several voltage disturbances from the source bus. In [31], the control method of source and load voltage in a three-phase series active filter has been discussed. Using the same procedure, the authors propose the same method for single-phase series active filter control as shown in Fig. 2. This method extracts UVTG from the distorted input supply. Then, the template is expected to be an ideal sinusoidal signal with a unity amplitude. The source of the distorted voltage is measured and divided by the peak amplitude fundamental input voltage (V_m).




Figure. 2 UVTG control on single phase series active filter

A single-phase locked loop (PLL) is used in order to generate sinusoidal unit vector templates with a phase lagging by the use of the sine equation. The

reference signal of the load voltage is calculated by multiplying the unit vector templates with the peak amplitude of the fundamental input voltage (V_m). The reference load voltage (V_L^*) is then compared to the sensed load voltage (V_L) by a SPWM controller used to generate the desired four gating signal on a single-phase series active filter.

2.3. Percentage of Voltage Sag Deviation

The recommended standard of practice on monitoring voltage sag/swell as part of electric power quality parameters is IEEE 1159 [2]. This standard presents the definition and table of voltage sag base on categories (instantaneous, momentary, temporary) typical duration, and typical magnitude. The percentage of load voltage sag deviation is formulated in Eq. (1) [31].

$$Sag_{dev}(\%) = \frac{|V_{pre_sag} - V_{sag}|}{V_{pre_sag}} \quad (1)$$

2.4. True Power Factor and Harmonics

The true power factor at the load is defined as the ratio of average power to apparent power. The true power factor for both sinusoidal and non-sinusoidal situations is presented in Eq. (2) [33].

$$pf_{true} = \frac{P_{avg}}{S} = \frac{P_{avg}}{V_{rms} I_{rms}} \quad (2)$$

$$V_{rms} = V_{1rms} \sqrt{1 + (THD_V/100)^2} \quad (3)$$

$$I_{rms} = I_{1rms} \sqrt{1 + (THD_I/100)^2} \quad (4)$$

By substituting Eq. (3) and Eq. (4) into Eq. (2), the true power factor (Pf_{true}) results in Eq. (5) for both sinusoidal and non-sinusoidal cases [33].

$$pf_{true} = \frac{P_{avg}}{V_{1rms} I_{1rms} \sqrt{1 + (THD_V/100)^2} \sqrt{1 + (THD_I/100)^2}} \quad (5)$$

A useful simplification can be made by expressing Eq. (5) as a product of two components defined in Eq. (6).

$$pf_{true} = \frac{P_{avg}}{V_{1rms} I_{1rms}} \times \frac{1}{\sqrt{1 + (THD_V/100)^2} \sqrt{1 + (THD_I/100)^2}} \quad (6)$$

By making the following two assumptions: (1) In most cases, the contributions of harmonics above the fundamental to average power are very small, so that is $P_{avg} \approx P_{1avg}$ and (2) Since THD_V is less than 10%, then from (12) we see that $V_{rms} \approx V_{1rms}$. Then, merging both assumptions into Eq. (6) results in the following approximate function for the true power factor (Pf_{true}) presented in Eq. (7) [33].

$$pf_{true} = \frac{P_{1avg}}{V_{1rms} I_{1rms}} \times \frac{1}{\sqrt{1 + (THD_I/100)^2}} \quad (7)$$

$$= Pf_{displacement} \times Pf_{distorted}$$

Because displacement power factor (Pf_{disp}) could never be greater than unity, Eq. (7) shows that the true power factor (Pf_{true}) in non-sinusoidal cases has the upper limit so finally its function is defined in Eq. (8) [33].

$$pf_{true} \leq Pf_{distorted} = \frac{1}{\sqrt{1 + (THD_I/100)^2}} \quad (8)$$

2.5. Single Phase DVR-BES using LabVIEW

The implementation of the single-phase DVR-BES system consists of several stages. That stage i.e. create a single-phase series active filter, create a gate driver to trigger the MOSFET in the series active filter, create a SPWM program to drive the gate driver as an inverter trigger and create a monitoring program in LabVIEW. Fig. 3 presents a schematic diagram of a single phase DVR-BES system.




Figure. 3 A schematic diagram of single phase DVR-BES

Fig. 3 shows that the BES and series active filters play an important role in compensating for the voltage sag on a single-phase DVR. The step-up transformer that is installed in a series against the load functions to inject the voltage from the series active filter to the load. The main energy source for series active filters uses BES DC voltage 12 V with a capacity of 7.2 Ah. The process of changing the DC to AC voltage begins with the Arduino Nano SPWM microcontroller providing Sinusoidal SPWM pulses to the Gate Driver circuit which has the main component of the TLP 250 Optocoupler IC, then the Gate Driver circuit triggers the IRFP250 MOSFET gate on a series active filter circuit cross-like as an electric current cycle in the circuit bridge diode rectifier. So that it will produce an AC output from a series active filter circuit. The output voltage of the series active filter is an AC

voltage of 7 V depending on the battery voltage conditions, which will then be increased to an AC voltage of 220 V using a step-up transformer. The step-up series transformer has a power of 600 VA with a primary AC input voltage of 7.2 V and a secondary AC output voltage of 220 V. The goal is that the series active filter is able to inject enough power to compensate for the sag voltage at a level of 10% to 90%.

The Arduino Nano flip-flop functions as a timer to run system simulations using a single-phase DVR-BES without and with sag voltage. The Arduino nano has been programmed with a flip-flop program with the 1-second case instructing the relay to turn "on" as a representation of the system experiencing sag voltage and 1 second ordering the relay to turn "off" as a representation of the system without experiencing sag voltage. This timer is expected to function when there is a sag voltage and automatically orders a single-phase active filter to inject a voltage compensation into the load so that the load voltage will remain stable.

The Arduino Uno interface functions as a medium for receiving data from voltage sensors and current sensors that are measuring the amount of electricity in the DVR circuit and sending the data to a personal computer (PC) with LabVIEW software. Curves and data displayed in LabVIEW i.e. source voltage, load voltage, injection voltage, DC-link voltage, source current, and load current respectively. The display form implemented in LabVIEW is in the form of graphs and number indicators. With a graphic display, the reader will find it easier to observe the wave condition both voltage and current during the system condition without and with voltage sag. All data displayed in LabVIEW is real-time and continuous data as long as the single-phase DVR-BES system is operated to the system. In addition to using the LabVIEW, data collection is also carried out by the cos-phi meter to determine the value of the true power factor of source and load as a basis for determining the harmonic of source and load currents. The single-phase DVR-BES system connected to three linear/non-linear loads i.e. bulb lamp 5 W (linear), FL lamp 5 W (non-linear), LED lamp 5 W (non-linear) respectively.

2.6. Hardware and Software Implementation

The LabVIEW interface software diagram consists of the main program in the form of a Graphic User Interface (GUI) which functions to run all indicators and controls on the front panel. Fig. 4 shows the model of the single-phase DVR-BES hardware circuit. The nominal parameters of Fig. 4 are presented in Table 3.

Table 3. Nominal of device parameters

Devices	Design Values
Single phase source voltage	220 V

Frequency	50 Hz
Series Transformer (<i>step-up</i>)	600 VA 7,2/220 V
Main Transformer (CT)	3 A
Current Sensor ACS 712	5A
Relay	1 device
Arduino Uno (Interface)	1 device
Arduino Nano (Flip-Flop)	1 device
Arduino Nano (SPWM))	1 device
Load Resistance (R_C)	0.4 ohm
Load Inductance (L_C)	15 mH
Cos-phi-Meter	1 device
Battery Energy Storage (BES)	12 V/7.2 Ah
DC-link Capacitance (C_{DC})	1000 μF
Bulb Lamp Load	5 W
FL Lamp Load	5 W
LED Lamp Load	5 W




Figure. 4 Single-phase DVR-BES hardware

Where A: Load; B: Cos-phi-meter; C: Arduino Uno; D: Voltage Sensor Transformer; E: Current Sensor; F: Arduino Nano SPWM; G: Relay 1 (4 Channel); H: Arduino Nano Flip-Flop; I: Two Relays (220V-AC); J: Gate Driver Optocoupler; K: DC-link Capacitance and BES filter (C_{DC}, L_1, C_1); L: Series Active Filter; M: Load Impedance (R_C, L_C); N: Series Inductance (L_{Se}); O: Main Transformer; P: Source Current Sensor; Q: Gate Driver Transformer; R: Series Transformer; S: Source Voltage; T: BES and U: Universal Serial Bus (USB) for data communication between hardware PC.

Fig. 5 shows the overall GUI program design and the component parts of the single-phase DVR-BES. In order for the LabVIEW software interface on the PC to communicate with the Arduino Uno, a program is needed to communicate the two devices. The communication program used by Lifa Base. Lifa Base is the driver for Arduino Uno in connecting data communication with PC. Lifa Base is the default program from Arduino when users install LabVIEW.

3. Results and Discussion

Fig. 1 shows a series of DVR supplied by BES connected to a load of Bulb, FL, and LED respectively. The series transformer connected to the load functions to inject the voltage from the series active filter during voltage sag. The Arduino Nano Flip-Flop is used as a timer to run simulated data collection. The cycle timer applied to the DVR is 1 second on and 1 second off. The data collection period is carried out with a LabVIEW simulation for 3 seconds, with 80% depth of source voltage sag duration between 1 to 2 seconds. Data collection is carried out at 1.5 seconds from the curve of the source voltage (V_S), injection voltage (V_{inj}), load voltage (V_L), DC-link voltage ($V_{DC-Link}$), source current (I_S), and load current (I_L), curves. The true power-factor (Pf_{true}) data in the source bus and load bus is measured from the cos-phi meter.

Using the same LabVIEW simulation procedure and period, data collection is also carried out without the voltage sag. The percentage of load voltage sag deviation is calculated using Eq. (1) with a pre-sag voltage of 203 V. Base on true power-factor, then harmonics current is measured using Eq. (8). Table 4 presents the performance of voltage, current, and percentage of sag deviation of load voltage (V_L) of the single-phase DVR supplied by BES without and with voltage sag disturbance. Table 5 presents the performance of true power factor (Pf_{true}) and harmonics value of the single-phase DVR supplied by BES without and with voltage sag disturbance. Fig. 6, Fig. 7, and Fig. 8 show the performance of voltage and current of the single-phase DVR supplied by BES connecting to bulb lamp, FL lamp, and LED lamp load respectively.





Figure. 5 Software design using LabVIEW interface for simulate signal i.e. (A) arduino-uno data communication, (B) source voltage (V_S), (C) injected voltage (V_{inj}), (D) load voltage (V_L), (E) source current (I_S), (F) load current (I_L), (G) DC-link voltage ($V_{DC-Link}$), and (H) mixed signal graph

Table 4. Performance of voltage, current, and sag deviation of load voltage of the single-phase DVR supplied by BES

No.	Load Type	V_S (V)	V_{Inj} (V)	V_L (V)	I_S (A)	I_L (A)	$V_{DC-Link}$ (V)	Sag Dev of V_L (%)
Without Voltage Sag								
1.	Bulb Lamp	203	0	203	0.208	0.166	13.03	0
2.	FL Lamp	203	0	203	0.208	0.083	13.03	0
3.	LED Lamp	203	0	203	0.270	0.166	13.03	0
With Sag Voltage								
4.	Bulb Lamp	44.7	168	216	0.228	0.145	8.20	6.40
5.	FL Lamp	50.3	200	256	0.166	0.208	7.33	26.13
6.	LED Lamp	49.1	133	185	0.249	0.789	8.06	8.87

Table 5. Performance of power factor and harmonics of the single-phase DVR supplied by BES

No.	Load Type	Source Pf_{true} (pu)	Load Pf_{true} (pu)	Source THD_I (%)	Load THD_I (%)
Without Voltage Sag					
1.	Bulb Lamp	0.850	0.999	17.647	0.1001
2.	FL Lamp	0.900	0.999	11.111	0.1001
3.	LED Lamp	0.990	0.999	1.010	0.1001
With Sag Voltage					
4.	Bulb Lamp	0.985	0.998	1.523	0.2040
5.	FL Lamp	0.985	0.998	1.523	0.6040
6.	LED Lamp	0.990	0.975	1.010	2.5640

Figure. 6 Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to bulb lamp load using LabVIEW




Figure. 7 Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to FL lamp load using LabVIEW




Figure. 8 Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to LED lamp load using LabVIEW

Fig. 6 shows the simulation curve of the sag voltage on a single-phase DVR system supplied by a BES connected to a bulb lamp load. The voltage sag disturbance lasts from $t = 1$ to $t = 2$ seconds with a total simulation time of 3 seconds. The measurements on all simulation parameters curves are carried out at $t = 1.5$ seconds. At $t = 1$ to $t = 2$ seconds, the source voltage (V_S) drops from 230 V to 44.7 V, and the series transformer injects a voltage (V_{Inj}) of 168 V so that the load voltage (V_L) remains constant at 216

V. In this disturbance condition the value of the source current (I_S) is 0.228 A and the load current (I_L) drops to 0.45 A. To keep the load voltage (V_L) maintain constant, BES releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 8.20 V.

Fig. 7 shows the simulation curve of sag voltage on a single-phase DVR system supplied by the connected BES to the FL lamp load. At $t = 1$ to $t = 2$ seconds, the source voltage (V_S) drops from 230 V to

50.3 V and the series transformer injects a voltage (V_{inj}) of 200 V so that the load voltage (V_L) remains constant at 256 V. During the duration of the sag voltage, the capacitance effect of the capacitor component able to store charge on the FL lamp load, causing the load voltage value to exceed the source voltage. In the disturbance conditions, the value of the source current (I_S) is 0.166 A and the load current (I_L) drops to 0.208 A. To keep the load voltage (V_L) maintain constant, BES releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 7.33 V.

Fig. 8 shows a simulation curve voltage sag on a single-phase DVR system supplied by BES connects to the LED lamp load. At $t = 1$ to $t = 2$ seconds, the source voltage (V_S) drops from 230 V to 49.1 V and the series transformer injects a voltage (V_{inj}) of 133 V so that the load voltage (V_L) remains constant at 185 V. During the disturbance conditions, the value of the source current (I_S) is 0.249 A, and the load current (I_L) increases to 0.789 A. To keep the load voltage (V_L) maintain constant, BES then releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 8.06 V.




Figure. 9 Performance of sag deviation of V_L for single phase DVR-BES system on three load type

Fig. 9 shows that for the system without sag voltage, the series active filter circuit and series transformer on a single-phase DVR-BES system is not able to inject voltage into the load, so produces a percentage of sag deviation of load voltage (V_L) of 0%. Otherwise if the system with sag voltage, the single-phase DVR-BES system is able to maintain the load voltage (V_L) i.e. bulb lamp, FL lamp, and LED lamp of 216 V, 256 V, and 185 V, respectively. The percentage of load voltage deviation for the system with sag deviation of V_L for the three loads type are 6.4%, 26.13%, and 8.87%, respectively.




Figure.10 Performance of source true power-factor for single phase DVR-BES system on three load type

Fig. 10 shows the measurement of source true power-factor without voltage sag of the bulb lamp has the worst true power-factor (Pf_{true}) of 0.850 per-unit (pu) leading compared to an FL lamp of 0.900 pu leading and an LED lamp of 0.909 pu leading. Otherwise, for the system with voltage sag, the single-phase DVR-BES system produces source true power factor (Pf_{true}) for a bulb lamp, FL lamp, and LED lamp of 0.985 pu leading, 0.985 pu leading, and 0.990 pu leading respectively.




Figure. 11 Performance of load true power-factor for single phase DVR-BES system on three load type

Fig. 11 shows the measurement of load true power-factor without voltage sag for all load categories results in the same true power factor (Pf_{true}) of 0.999 pu leading. Otherwise, for the system with voltage sag is able to result in load true power factor (Pf_{true}) i.e. bulb lamp, FL lamp, and LED lamp of 0.975 pu leading, 0.998 pu leading, and 0.994 pu leading respectively.




Figure. 12 Performance of source harmonics for single phase DVR-BES system on three load type

Fig. 12 shows that the system without sag voltage is able to produce the source THD_I for bulb lamp, FL lamp, and LED lamp of 17.647%, 11.111%, and 1.010% respectively. Otherwise, for the same system with sag voltage is able to result source THD_I for bulb lamp, FL lamp, and LED lamp of 1.523%, 1.523%, and 1.010% respectively.




Figure. 13 Performance of load harmonics for single phase DVR-BES system on three load type

Fig. 13 shows that the system without voltage sag is able to produce the same load THD_I for bulb lamp, FL lamp, and LED lamp of 0.1001%. Otherwise, for the same system with voltage sag is able to result in load THD_I for bulb lamp, FL lamp, and LED lamp of 0.204%, 0.604%, and 2.564%

respectively. Fig 10 and Fig. 11 shows in the case of voltage sag and three types of loads, the LHE lamp is able to result in the best performance because it is able to produce the highest source true power factor (Pf_{true}) of 0.990 pu and the lowest source THD_I of 1.010%. The source THD_I and load THD_I value in voltage sag also had met the IEEE 519.

Table 6. Comparison of implementation UVTG-DVR-BES-Arduino-Uno-LabVIEW (proposed study) and previous studies

No.	Authors	Methods	Depth Sag of V_S (%)	Sag Dev of V_L (%)	Load THD_V (%)	Source THD_I (%)	Source pf_{true}	Real Time
1	D.N. Katole, et.al [8]	Improved SRF	42	7.6	NA	NA	NA	Not
2	M.T. Hagh, et.al. [10]	FLC	92 without and 95 with DG	8.9 without DG and 6.4 with DG	1.26 without DG and 3.54 with DG	NA	NA	Not
3	H.K. Yada, et. al [16]	SOGI-PLL	30	3.0	NA	NA	NA	Not
4	S. Galeshi, et. al. [17]	Multilevel Cascade H-Bridge Inverter	20	0.0	4.0	NA	NA	Not
5	R. Nittala, et.al [19]	IDVR with VSI and CSI	27.7 with VSI and CSI	0 with VSI and CSI	0.06 with VSI and 0.05 with CSI	NA	NA	Not
6	E. Babaei, et. al. [22]	Direct Converter	65	0	7.07 (Average)	NA	NA	Not
7	A. Benhail, et.al. [23]	TDVR-PI	30	2.18	24	NA	NA	Not
8	J. Ye, et.al. [26]	Elliptical Restoration	60	NA	NA	NA	0.75	Not
9	R. Omar, et.al [28]	DVR-Super-capacitor	30	0	NA	2.38	NA	Not
10	C.K. Sundarabalan, et. al. [29]	CAESPDVR-ANFIS	46.67 (Average)	0.4	2.35	NA	NA	Not
11	V.K. Awaar, et.al. [31]	VSI-SPWM-NI-myRIO-1900-Labview	50	8.79	NA	NA	NA	Yes
12	A.Kiswantono et.al. [32]	UVTG-DVR-BES-PV	80	2.89 (Average)	5.81 (Average)	NA	NA	Not
13	Proposed Study	UVTG-DVR-BES-Arduino-Uno-Labview	80	Bulb=6.4 FL =26.13 LED=8.87	NA	Bulb=1.523 FL=1.523 LED=1.010	Bulb=0.985 FL=0.985 LED=0.990	Yes

Note: NA = note available

Table 6 shows the validation of the results for the proposed study compared to the 12 previous studies. The parameters observed are depth of sag of V_S , sag deviation of V_L , load THD_V , source THD_I , and real-time simulation. At [8], D.N. Katole, et.al proposed an improved SRF on the single-phase DVR

series. With a depth of sag of V_S of 42%, this method produces a sag deviation of V_L of 7.6%. Furthermore, the FLC method for sag stress compensation was proposed by M.T. Hagh, et.al [10]. With a depth of sag of V_S of 92% without and 95% with DG, the FLC method yields a sag deviation of V_L of 8.9% without

DG and 6.4% with DG, and a load THD_V of 1.26% without DG and 3.54 with DG. The SOGI-PLL method proposed by Yada et. Al [16], with a depth of sag of V_S of 30% was able to produce a sag deviation of V_L of 3.0%. S. Galeshi, et. al [17] already offer Multilevel Cascade H-Bridge Inverter topology. With a depth of sag of V_S of 20%, this topology produces a sag deviation of V_L of 0% and a load of THD_V of 4%. IDVR configuration with VSI and CSI has been proposed by R. Nittala, et.al [19]. With a depth of sag of V_S of 27.7% (with VSI and CSI), this configuration resulted in a sag deviation of V_L of 0%, load THD_V of 0.06% (with VSI) and 0.05% (with CSI). E. Babaei, et. al [22] have proposed a direct converter topology to mitigate voltage sag. With a depth of sag of V_S of 65%, this topology produces a sag deviation of V_L of 0% and a load THD_V of 7.07% (average).

The TDVR-PI configuration has been proposed by A. Benhail, et.al. [23]. With a depth sag of V_S , of 30%, this configuration results in a sag deviation of V_L of 2.18% and a load THD_V of 24%. J. Ye, et.al [26] have proposed an elliptical restoration method for voltage sag compensation and power factor correction. With a depth of sag of V_S , of 60%, this method is able to produce a source pf_{true} of 0.75 pu. The DVR-Super-capacitor configuration has been implemented by R. Omar, et.al [28]. With a depth of sag of V_S , of 30%, this topology is able to produce a sag deviation of V_L of 0 % and source THD_I of 2.38%. The CAESPDVR-ANFIS topology has been investigated by C.K. Sundarabalan, et. al. [29]. With a depth of sag of V_S , of 46.67% (average), this topology was able to produce a sag deviation of V_L of 0.4% and a load of THD_V of 2.35%. V.K. Awaar, et.al. [31] have implemented a VSI-SPWM-based single-phase DVR model with the NI-myRIO-1900 interface monitored in real-time by LabVIEW. With a depth of sag of V_S , of 50%, this model was able to produce a sag deviation of V_L of 8.79%. DVR control supplied by BES-PV using the UVTG method has been observed by A. Kiswantono [32]. With a depth of sag of V_S , of 80%, this configuration and method were able to produce a sag deviation of V_L of 2.89% (average) and a load THD_V of 5.81% (average). Based on the results of research [31] and [32], then this study has implemented the single-phase DVR model using the UVTG method with the Arduino-Uno interface monitored in real-time by LabVIEW. With a depth of sag of V_S of 80%, the proposed model is able to produce sag deviation of V_L of 6.4% (Bulb), 26.13% (FL), and 8.87% (LED). The model is also able to produce THD_I source of 1.523% (Bulb), 1.523% (FL), and 1.101% (LED) and

pf_{true} respectively 0.985% (Bulb), 0.985% (FL), and **0.909% (LED)**. The proposed study is able to give the best performance because it is able to produce source THD_I lower than [28] and source pf_{true} is higher than [26]. Another contribution is that by using the Arduino-Uno interface, the proposed model can be run and monitored in real-time with LabVIEW. It is different from the simulations conducted by 12 previous researchers (except [31]) which were still carried out off-line using Matlab/Simulink environment.

4. Conclusion

The system using a single-phase DVR supplied by BES with load voltage controlled by a UVTG method has been implemented. The model is connected to three types of linear/non-linear load i.e. bulb lamp, FL lamp, and LED lamp. This configuration is proposed to mitigate 80% voltage sag using the Arduino-Uno hardware and monitored by LabVIEW simulation in real-time. The investigated parameter are source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power-factor measurements are also carried out to obtain the harmonics of the source current and load current. During voltage sag, the single-phase DVR-BES system is able to maintain load voltage for all types of loads. From the system with voltage sag and three different types of loads, the LHE lamp is able to result in the best performance because it is able to produce the highest source current power factor (pf_{true}) and the lowest source THD_I . The source THD_I and load (THD_V) with voltage sag also had met the IEEE 519.

The proposed study is able to give the best performance because it is able to produce source THD_I lower than the previous studies. By using the Arduino-Uno interface, this model can be run and monitored in real-time with LabVIEW better from the simulations conducted by previous researchers which were still carried out off-line using Matlab/Simulink.

In a system using a single-phase DVR-BES connected to the FL load, there is a significant increase in load voltage of 256 V compared to the source voltage. The percentage of sag voltage for FL lamps also increased by 26.13% and has far exceeded the value of 5%. The implementation of a single-phase bidirectional inverter circuit as the interface between the BES and series active filters can be proposed as future work to overcome this problem. The measurement of source THD_V and load THD_V in the proposed model is also necessary to determine

the harmonic mitigation performance of the voltage within the IEEE 519 limit.

Conflicts of Interest

The authors declare no conflict of interest.

Author Contributions

Conceptualization, Y.A. Setiawan and A. Amirullah; methodology, Y.A. Setiawan and A. Amirullah; software, Y.A. Setiawan; validation, Y.A. Setiawan; formal analysis, Y.A. Setiawan and A. Amirullah; investigation, Y.A. Setiawan and A. Amirullah; resources, Y.A. Setiawan; data curation, Y.A. Setiawan; writing—original draft preparation, Y.A. Setiawan; writing—review and editing, Y.A. Setiawan; visualization, Y.A. Setiawan; supervision, A. Amirullah; project administration, Y.A. Setiawan; funding acquisition, A. Amirullah. All authors read and approved the final manuscript.

Acknowledgements

The authors would like to acknowledge to Institutions of Research and Community Service Universitas Bhayangkara Surabaya, for funding to this research base on Decree Letter Number 65/XI/2020/UBHARA date 19 November 2020.

References

- [1] IEEE Std. 1346, "IEEE Recommended Practice for Evaluating Electric Power System Compatibility with Electronic Process Equipment", 1998.
- [2] IEEE Std. 1159, "IEEE Recommended Practice for Monitoring Electric Power Quality", 1995.
- [3] M. Farhadi-Kangarlu, E. Babaei, and F. Blaabjerg, "A Comprehensive Review of Dynamic Voltage Restorers", *Electrical Power and Energy Systems*, Vol. 92, pp. 136–155. 2017.
- [4] V.V. Ghatge and A.V. Naik, "Implementation of Multilevel Inverter", In: *Proc. of 2nd International Conference on Computing Methodologies and Communication*, Erode India, pp. 856-859, 2018.
- [5] S. Kim, H-G. Kim, and H. Cha, "Dynamic Voltage Restorer Using Switching Cell Structured Multilevel AC-AC Converter", *IEEE Transactions on Power Electronics*, Vol. 32, Issue. 11, pp. 1-13, 2017.
- [6] A.K. Gupta and P. Gupta, "A Novel Control Scheme for Single and Three phase Dynamic Voltage Restorer Using PSCAD/EMTDC", In: *Proc. of International Conference on Smart Electric Drives and Power System*, Nagpur, India, pp. 44-49, 2018.
- [7] S. Jothibasur and M.K. Mishra, "A Control Scheme for Storageless DVR Based on Characterization of Voltage Sags", *IEEE Transactions on Power Delivery*, Vol. 29, Issue. 5, pp. 1-9, 2014.
- [8] D. N. Katole, M. B. Daigavane, S. P. Gawande, and P. M. Daigavane, "Vector Based Analysis for Design of Single Phase SRF Controller in Dynamic Voltage Restorer", In: *Proc. of IEEE International Conference on Power Electronics, Drives and Energy Systems*, Chennai, India, pp.1-6, 2018.
- [9] P. Narnaware and V.A. Huchche, "Control Methods to Mitigate Voltage Sag Using Dynamic Voltage Restorer", In: *Proc. of International Conference on Smart Electric Drives and Power System*, Nagpur, India, pp. 147-150, 2018.
- [10] M.T. Hagh, A.Shaker, F. Sohrabi, and I.S. Gungel, "Fuzzy-Based Controller for DVR in The Presence of DG", In: *Proc. of 9th International Conference on Theory and Application of Soft Computing, Computing with Words and Perception*, Budapest, Hungary, pp. 684-690, 2017.
- [11] E. D. Rosli, M. N. Hidayat, S. Z. Mohammad Noor, and N. Hamzah, "Investigation on Single Phase AC-AC Dynamic Voltage Restorer Towards Mitigate Voltage Sag", In: *Proc. of IEEE Symposium on Computers & Informatics*, Langkawi, Malaysia, pp. 206-211, 2013.
- [12] E. Diyana binti Rosli, M. Nabil bin Hidayat, Rahimi bin Baharom, "Single Phase AC-AC Dynamic Voltage Restorer", In: *Proc. of International Conference on Power Electronics and Drive Systems*, Kitakyushu, Japan, pp. 1257-1262, 2013.
- [13] A. Zargar and S.M. Barakati, "A New Dynamic Voltage Restorer Structure Based on Three-Phase to Single-Phase AC/AC Matrix Converter", In: *Proc. of The 20th Iranian Electrical Power Distribution Conference*, Zahedan, Iran, pp.234-238, 2015.
- [14] B.L.S. Shraddha, Sonicka R, S.J. Pillai, and S. Modi "Simulation and Analysis of Dynamic Voltage Restorer", In: *Proc. of 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology*, Bangalore, India, pp. 1388-1393, 2018.
- [15] K. Gai, K. Bi, S. Fan, and L. Sun, "A Method of Voltage Detection Specific to Single-Phase Dynamic Voltage Restorer", In: *Proc. of IEEE*

- Transportation Electrification Conference and Expo, Asia-Pacific*, Harbin, China, pp. 1-4, 2017.
- [16] H. K. Yada and M.S.R Murthy, "Operation and Control of Single-Phase DVR based on SOGI-PLL", In: *Proc. of IEEE International Conference on Power Electronics, Drives and Energy Systems*, Trivandrum, India, pp. 1-5, 2016.
- [17] S. Galeshi and H. Iman-Eini, "Dynamic Voltage Restorer Employing Multilevel Cascaded H-Bridge Inverter", *IET Power Electronics*, Vol. 9, Issue. 11, pp. 1-9, 2016.
- [18] P.B. Shendge, S. Natthuji Charde, and S. H. Pawar, "Dynamic Voltage Restorer Based on H-Bridge Inverter with Non-Linear Load", In: *Proc. of 3rd International Conference for Convergence in Technology*, Pune, India, pp. 1-6, 2018.
- [19] R. Nittala, A.M. Parimi, and K.U. Rao, "Comparing the Performance of IDVR for Mitigating Voltage Sag and Harmonics with VSI and CSI as Its Building Blocks", In: *Proc. of IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems*, Kozhikode, India, pp. 1-5, 2015.
- [20] H.M. Wijekoon, D.M. Vilathgamuwa and S.S. Choi, "Interline Dynamic Voltage Restorer: An Economical Way to Improve Interline Power Quality", *IEE Proceedings Generation, Transmission and Distribution*, Vol. 150, Issue. 5, pp. 513-520, 2003.
- [21] E. Babaei, M. Farhadi Kangarlu, and M. Sabahi, "Compensation of Voltage disturbances in distribution systems using single-phase dynamic voltage restorer", *Electric Power Systems Research*, Vol. 80, pp. 1413–1420, 2010.
- [22] E. Babaei and M. Farhadi Kangarlu, "Operation and Control of Dynamic Voltage Restorer using Single-Phase Direct Converter", *Energy Conversion and Management*, Vol. 52, pp. 2965-2972, 2011.
- [23] A. Benhail and V. Kumar, "Modeling and Simulation of a Single Phase Transformer Less Dynamic Voltage Restorer (TDVR) For Domestic Application", In: *Proc. of International Conference on Innovations in Electrical, Electronics, Instrumentation and Media Technology*, Coimbatore, India, pp. 364-366, 2017.
- [24] B. Bae, J. Lee, J. Jeong, and B. Han, "Line-Interactive Single-Phase Dynamic Voltage Restorer With Novel Sag Detection Algorithm", *IEEE Transactions on Power Delivery*, Vol. 25, Issue. 4, pp. 2702-2709, 2010.
- [25] D.N. Katole, M.B. Daigavane, S.P.Gawande, and P.M. Daigavane, Analysis, Design, and Implementation of Single Phase SRF Controller for Dynamic Voltage Restorer under Distorted Supply Condition, In: *Proc. of 15th International Symposium on District Heating and Cooling Assessing the Feasibility of using The Heat Demand-Outdoor Temperature Function for a Long-Term*, Chennai, India, pp. 716-723, 2017.
- [26] J. Ye, H.B. Gooi, B. Wang, Y. Li, and Y. Liu, "Elliptical Restoration Based Single-Phase Dynamic Voltage Restorer for Source Power Factor Correction", *Electric Power Systems Research*, Vol. 166, pp. 199-209, 2019.
- [27] J.R.S. Martins, D.A. Fernandes, F.F. Costa, M.B.R. Correa, A.J. Sguarezi Filho, and E.R.C. da Silva, "Optimized Voltage Injection Techniques for Protection of Sensitive Loads", *Electrical Power and Energy Systems*, Vol. 116, pp.1-7, 2020,
- [28] R. Omar and N.A. Rahim, "Voltage Unbalanced Compensation using Dynamic Voltage Restorer Based on Supercapacitor", *Electrical Power and Energy Systems*, Vol. 43, pp. 573–581, 2012.
- [29] C.K. Sundarabalan, N. Tejasree, R.V. Shankar, Yeseswini Puttagunta, and V. Vignesh, "Compressed Air Energy Storage Powered Dynamic Voltage Restorer for Voltage Compensation in Three-Phase Distribution System", *Sustainable Cities and Society*, Vol. 46, pp. 1-11, 2019.
- [30] T. Li, L. Zeng, Q. Huang, X.D. Liu, Y. Liu, Q. Xie, X.Y. Chen, "A DC-Type Dynamic Voltage Restorer Based on Hybrid Energy Storage", In: *Proc. of International Conference on Applied Superconductivity and Electromagnetic Devices*, Tianjin, China, pp. 1-2, 2018.
- [31] V.K. Awaar, P. Jugge, and T. Kalyani S, Optimal Design And Testing of A Dynamic Voltage Restorer For Voltage Sag Compensation And To Improve Power Quality, In: *Proc. of 42nd Annual Conference of the IEEE Industrial Electronics Society*, Florence, Italy, pp. 3745-3750, 2016.
- [32] A. Kiswantono, E. Prasetyo, and A. Amirullah, "Mitigation Voltage Sag/Swell and Harmonics Using DVR Supplied by BES and PV System", In: *Proc. of Electrical Power, Electronics, Communications, Controls and Informatics Seminar*, Batu, East-Java, Indonesia, pp. 36-41, 2018.

- [33] W.M. Grady and R.J. Gilleskie, "Harmonics and How They Relate to Power Factor", In: *Proc. of EPRI Power Quality Issues & Opportunities Conference*, San Diego, California, USA, pp.1-8, 1993.

Lampiran 2.9

Camera ready makalah



Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation

Yohanes Artha Setiawan¹ Amirullah Amirullah^{1*}

¹*Electrical Engineering Study Program, Faculty of Engineering,
Universitas Bhayangkara Surabaya, Surabaya 60231, Indonesia*

* Corresponding author's Email: amirullah@ubhara.ac.id

Abstract: This paper aims to design and implement a single-phase dynamic voltage restorer (DVR) supplied by battery energy storage (BES) using load voltage controlled by the unit vector template generation (UVTG) method. The UVTG method on the DVR system is implemented using the Arduino-Uno hardware. LabVIEW-based interface simulation is used for monitoring the parameter in real-time during 80% voltage sag period i.e. source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power factor measurements are also carried out to obtain total harmonic distortion (THD) of the source current and load current. The single-phase DVR system is connected to load i.e. a 5-watt bulb lamp (linear-load), 5-watt fluorescent (FL) lamp (non-linear load), and 5-watt light-emitting diode (LED) lamp (non-linear load). During voltage sag, the single-phase DVR-BES system is able to maintain load voltage i.e. bulb lamp, FL lamp, and LED lamp of 216 volts, 256 volts, and 185 volts, respectively. The percentage of load sag voltage deviation for each load is 6.4%, 26.13%, and 8.87%, respectively. The measurement of source power-factor with voltage sag results in source true power factor of three loads of 0.985 pu leading, 0.985 pu leading, and 0.990 pu leading respectively. On the same system with voltage sag, single phase DVR-BES is able to result in source current THD for three loads of 1.523%, 1.523%, and 1.010% respectively. The proposed study is able to give the best performance because it is able to produce source current THD lower than the previous studies. By using the Arduino-Uno interface, this model can be run and monitored in real-time with LabVIEW better from the simulations conducted by previous researchers which were still carried out off-line using Matlab/Simulink.

Keywords: Single phase DVR, BES, Arduino uno, LabVIEW, Voltage sag.

1. Introduction

During the last decade, there has been an increase in the number of sensitive and critical loads. On the other hand, the use of these tools also has an impact on deteriorating Power Quality (PQ). Among a number of PQ problems, problems related to voltage mitigation are also of increasing importance from a sensitive load and customer point of view. PQ problems related to voltage i.e. voltage sag, voltage swell, voltage harmonics, fluctuations, interruptions, and imbalance. In accordance with IEEE 1346 [1] and IEEE 1159 [2] standards, the sag voltage is defined as the RMS (root mean square) AC voltage sag with a magnitude of 10% to 90% of the nominal

voltage, at power frequencies with a duration of 0.5 cycles to one minute. The voltage sag is caused by a single-phase short circuit to ground in the power system, starting in large-capacity induction motors, and sudden changes in the system connected to large loads [3]. Viewed from the system, the DVR is divided into two systems, namely one-phase DVR and three-phase DVR. Then three-phase DVR is connected to a 3 phase 3 wire (3P3W) or a 3 phase 4 wire (3P4W) system. Next, this paper will further focus on the design and implementation of single-phase DVRs to mitigate voltage sag at the source side and connect to a number of the linear/non-linear load. The simulation of low voltage single phase DVR based on the multilevel inverter to protect sensitive

loads has been implemented in [4]. The proposed model is able to compensate for the voltage sag and increase the PQ on the load side. A DVR topology using a cascaded multilevel direct pulse with modulation (PWM) ac-ac converter has been proposed in [5]. In this scheme, the unit cell of the multilevel converter consists of a single-phase ac-ac converter PWM using a switching cell (SC) structure that is paired with an inductor. The implementation of the phase shift PWM technique is capable of significantly reducing the size of the output filter inductor. One and three-phase DVR control schemes using PSCAD/EMTDC have been observed in [6]. The proposed system is able to compensate for a number of voltage sag variations and keep the load voltage constant. DVR control scheme with an ac-ac converter, based on voltage drop characterization has been investigated in [7] to reduce voltage drop with phase jumps. The superiority of the proposed control scheme is then validated on an ac-ac interphase converter topology. The vector-based one-phase DVR control using an improved synchronous reference frame (SRF) has been proposed in [8]. The vector analysis used in this control method during the voltage period was able to provide the magnitude and phase of the injection voltage.

The control methods to reduce sag voltages using a fuzzy logic controller (FLC) connected with sensitive loads [9] and distributed generation (DG) [10] have been proposed. The FLC control was used to generate pulses with the Sinusoidal Pulse Width Modulation (SPWM) technique at the output of an active filter circuit. Comparing to proportional-integral (PI) control, FLC control was able to provide better performance during voltage sag because it has more advantages in terms of resistance to parameter variations and system execution. A DVR with DG-connected FLC control also able to enhance voltage profiles, power quality, and reliability. Single-phase and three-phase DVRs use a single-phase ac to ac matrix converter to replace voltage source inverter (VSI), has been investigated by Matlab in [11, 12], and in PSCAD [13], at a number of variations in source voltage (sag, flicker, and unbalance). The single-phase DVR has been simulated in [14] and a special voltage detection method for single-phase DVRs has been introduced in [15]. The simulation results show that the DVR was able to maintain the nominal load voltage, despite interference and other abnormal conditions from the source side. The special detection method using double closed-loops of the proportional-resonant controller was also able to provide superior performance in voltage detection and compensation.

The DVR control scheme for reference voltage generation based on a single-phase Second Order Generalized Integrator-Phase Lock Loop (SOGI-PLL) using a series of active compensator has been observed in [16]. The proposed scheme is capable of dynamically responding, detecting, and rapidly compensating for sag/swell voltages without and with phase jumps. A DVR that uses a multilevel H-bridge inverter with a capacitor as an energy source has been introduced in [17]. This configuration allows the DVR to connect directly to a medium-voltage network, eliminating the need for a series injection transformer and batteries. The DVR model was the same but uses a single H-Bridge inverter and a battery on sag/swell voltage disturbances connected to the non-linear load which has also been observed in [18]. Interline DVR (IDVR) on two same [19] and different voltage distribution lines with voltage source inverter (VSI) and current source inverter (CSI) [20] to restore voltage sag and harmonics has been introduced. When voltage sag and voltage distortion occur on one channel, the DVR on the same channel is able to perform voltage compensation and harmonics elimination, while the other DVR can recharge the energy to the DC-link to maintain the DC-link voltage constant.

In order to efficiently the number of equipment in the DVR circuit configuration, the implementation of a direct ac/ac converter on the DVR has been introduced in [21, 22]. The proposed configuration uses the minimum switches, did not require a dc-link energy storage element, and has a longer compensation time during sag/swell voltage disturbances. The compensation voltage for each phase is taken from each of the three-phase sources so that each converter was able to operate independently and is also able to compensate for single-phase blackouts and unbalance sag/swell voltages. The use of a single-phase transformer-less DVR (TDVR) to mitigate the sag/swell voltage has been observed in [23]. The proposed configuration was capable of reducing system size and losses compared to DVR which using a series transformer. The single-phase interactive channel DVR using the sag voltage detection algorithm has been developed in [24]. The detection algorithm has a hybrid structure consisting of a momentary detection section and a RMS variation detection section. The DVR development could compensate for input voltage sag or interrupt in 2.0-ms delay and can be used effectively for sensitive loads.

The single-phase DVR with synchronous reference frame control under distorted source conditions has been applied in [25]. The proposed control using a moving average filter (MAF) is

capable of extracting positive sequence fundamental components as well as being able to mitigate voltages sag and distorted source voltages. The single-phase DVR using elliptical restoration-based voltage compensation to correct the power factor on the source side has been proposed in [26]. The active and reactive voltage components and centrifugal angles are used to formulate an elliptical compensation path. So that the voltage will be in-phase with the load current using precise control of the DVR injection voltage. The optimization of the voltage injection technique in DVR to protect sensitive loads has been observed in [27]. The recursive least square (RLS) method is used to estimate the magnitude and phase of the voltage in order to minimize the amplitude of the injection voltage. Meanwhile, repetitive control was proposed to track the compensation voltage. Both controls are suitable for sinusoidal reference and are reliable for mitigating harmonics, sags, and swell distortions.

Energy storage in single or three-phase DVR circuits related to the capacity and type of energy storage has become the attention of many researchers. The determination of the two parameters relates to the ability and duration of the energy storage to supply real power to the inverter during a fault. Unbalanced voltage compensation in 3P3W system using DVR using a super capacitor has been investigated in [28]. The proposed DVR configuration uses a control based on the d-q-0 and Proportional Integral (PI) transformation technique and is further coded using a digital signal processor (DSP). DSP control and super capacitor implementation can mitigate unbalanced voltage disturbances. A compressed air energy storage powered dynamic voltage restorer (CAESPDVR) with ANFIS control has been proposed in [29] to compensate for unbalanced sag/swell voltages and harmonics. The single-phase DVR configuration using a hybrid energy storage system (HES) has been developed in [30].

The HES series consists of superconducting magnetic energy storage (SMES) in collaboration with battery energy storage (BES) on a DC type DVR. The proposed HES concept integrated with fast response large power SMES unit and low-cost high capacity BES can further be implemented in large scale DVR development. The DVR uses VSI method with SPWM to compensate for sag voltage has been implemented in [31]. The voltage sag was able to be simulated and monitored by LabVIEW with the NI myRIO-1900 interface using LabVIEW in real-time. The mitigation of sag/swell voltage and harmonics in low voltage distribution networks using DVR-BES-PV using the UVTG control method has been observed in [32]. The proposed model was able to

compensate for sag voltage between 10% to 90% and swell voltage between 110% to 180% with a voltage THD within the IEEE 519 limit.

In this paper, BES is proposed as energy storage and implemented in single-phase DVR using load voltage control with the UVTG method and connected to linear/non-linear loads. The UVTG method on the DVR system is implemented using the Arduino-Uno microcontroller hardware. The LabVIEW based interface simulation is used to monitor electrical quantities in real-time during the voltage sag period i.e. source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power factor measurements are also carried out to obtain the total harmonic value or Total Harmonic Distortion (THD) of the source current and load current.

This paper is arranged as follows. Section 2 presents the proposed method, UVTG method, percentage of voltage sag, true power factor and harmonic, single-phase DVR-BES using LabVIEW, as well as hardware and software implementation, Section 3 presents results and discussion of the source

Table 1. Abbreviation

Symbol	Description
PQ	Power Quality
DVR	Dynamic Voltage Restorer
BES	Battery Energy Storage
PV	Photovoltaic
UVTG	Unit Vector Template Generation
THD	Total Harmonic Distortion
$P_{f_{true}}$	True Power Factor
FL	Fluorescent
LED	Light Emitting Diode
DG	Distributed Generation
3P3W	Three Phase Three Wire
3P4W	Three Phase Four Wire
SPWM	Sinusoidal Pulse Width Modulation
VSI	Voltage Source Inverter
CSI	Current Source Inverter
SOGI-PLL	Second Order Generalized Integrator-Phase Lock Loop
CAESPDVR	Compressed Air Energy Storage Powered Dynamic Voltage Restorer
ANFIS	Artificial Intelligent Fuzzy Inference System
IDVR	Interline Dynamic Voltage Restorer
CB	Circuit Breaker
RMS	Root Mean Square
GUI	Graphic User Interface
PC	Personal Computer
USB	Universal Serial Bus
PU	Per Unit

voltage, injection voltage, load voltage, DC-link voltage, source current, load current, percentage of

voltage sag, true power-factor, and current THD which analyzed from data measured by Arduino-Uno and monitored by LabVIEW. In this section, the system connected to the linear/non-linear load with and without voltage sag is selected to present the best performance single-phase DVR-BES system connected to three different types of load during voltage sag. Finally, this paper is concluded in Section 4. All manuscripts must be in English. These guidelines include complete descriptions of the fonts, spacing, and related information for producing your proceedings manuscripts. Table 1 shows the abbreviations used in this paper.

2. Research method

2.1 Proposed method

Fig. 1 shows a single-phase DVR supplied by BES using load voltage control with the UVTG method. The DVR is a tool that functions to compensate for the load voltage in the event of a voltage sag disturbance on the source bus at a level of 0.1 to 0.9 per unit. The UVTG method on the DVR system is implemented using the Arduino-Uno hardware. LabVIEW-based interface simulation is used to monitor electrical quantities in real-time during the voltage sag period.

The observed parameters are source voltage (V_S), injection voltage (V_{inj}), load voltage (V_L), DC-link voltage ($V_{DC-Link}$), source current (I_S), and load current (I_L). The true power-factor (Pf_{true}) measurements are also carried out to obtain the THD value of the source current and load current. There are two cases in this study, the source without voltage sag, and with an 80% voltage sag. In each case, the single-phase DVR

V_S	Source Voltage
V_{inj}	Injection Voltage
V_L	Load Voltage
$V_{DC-Link}$	DC-Link Voltage
I_S	Source Current
I_L	Load Current
I_L^*	Reference Load Voltage
V_m	Peak Fundamental Input Voltage Magnitude
K	Gain
S_1, S_2, S_3, S_4	Gating Signal 1, 2, 3, and 4
Sag_{dev}	Voltage Sag Deviation
$V_{pre-sag}$	Pre-Sag Voltage
V_{sag}	Sag Voltage
Pf_{true}	True Power Factor
P_{avg}	Average Power
S	Apparent Power
V_{rms}	RMS Voltage
I_{rms}	RMS Current
V_{1rms}	RMS Fundamental Voltage
I_{1rms}	RMS Fundamental Current
THD_V	Voltage THD
THD_I	Current THD
P_{1avg}	Fundamental Average Power
$Pf_{displacement}$	Displacement Power Factor
$Pf_{distorted}$	Distorted Power Factor
R_S	Line Resistance (0.1 ohm)
L_S	Line Inductance (0.15 mH)
R_C	Load Resistance (0.4 ohm)
L_C	Load Inductance (15 mH)
L_{Se}	Series Inductance (0.015 mH)
L_1	BES Inductance (6 mH)
C_1	BES Capacitance (1000 μ F)
C_{DC}	DC-Link Capacitance (200 μ F)
R_L	Linear/Non-Linear Resistance (0.6 ohm)
L_L	Non-Linear Load Inductance (0.15 mH)
C_L	Non-Linear Load Capacitance (3.3 μ F)
C_R	Ripple Capacitance (0.2 μ F)




Figure. 1 Proposed single phase DVR-BES connected to linear/non-linear load

Table 2. Notation list and parameters

Notation	Description
----------	-------------

system is supplied by BES connected to a 5-watt bulb lamp (linear load), 5 watt FL lamp (non-linear load), and 5 watts LED lamp (non-linear load), so the total selected case is six. The CB1, CB2, and CB3 are used to connect and disconnect links to three linear/non-linear loads. The DVR-BES system configuration is then run based on a predetermined case using Arduino-Uno microcontroller interfaced communication and the results are simulated and monitored in real-time by a LabVIEW. Table 2 shows the notation list and parameters of Fig. 1.




Figure. 2 UVTG control on single phase series active filter

2.2 Unit voltage template generation method

The series active filter protect sensitive loads against several voltage disturbances from the source bus. In [31], the control method of source and load voltage in a three-phase series active filter has been discussed. Using the same procedure, the authors propose the same method for single-phase series active filter control as shown in Fig. 2. This method extracts UVTG from the distorted input supply. Then, the template is expected to be an ideal sinusoidal signal with a unity amplitude. The source of the distorted voltage is measured and divided by the peak amplitude fundamental input voltage (V_m).

A single-phase locked loop (PLL) is used in order to generate sinusoidal unit vector templates with a phase lagging by the use of the sine equation. The reference signal of the load voltage is calculated by multiplying the unit vector templates with the peak amplitude of the fundamental input voltage (V_m). The reference load voltage (V_L^*) is then compared to the sensed load voltage (V_L) by a SPWM controller used to generate the desired four gating signal on a single-phase series active filter.

2.3 Percentage of voltage sag deviation

The recommended standard of practice on monitoring voltage sag/swell as part of electric power quality parameters is IEEE 1159 [2]. This standard presents the definition and table of voltage sag base on categories (instantaneous, momentary, temporary) typical duration, and typical magnitude. The percentage of load voltage sag deviation is formulated in Eq. (1) [31].

$$Sag_{dev}(\%) = \frac{|V_{pre_sag} - V_{sag}|}{V_{pre_sag}} \quad (1)$$

2.4 True power factor and harmonics

The true power factor at the load is defined as the ratio of average power to apparent power. The true power factor for both sinusoidal and non-sinusoidal situations is presented in Eq. (2) [33].

$$pf_{true} = \frac{P_{avg}}{S} = \frac{P_{avg}}{V_{rms} I_{rms}} \quad (2)$$

$$V_{rms} = V_{1rms} \sqrt{1 + (THD_V/100)^2} \quad (3)$$

$$I_{rms} = I_{1rms} \sqrt{1 + (THD_I/100)^2} \quad (4)$$

By substituting Eq. (3) and Eq. (4) into Eq. (2), the true power factor (Pf_{true}) results in Eq. (5) for both sinusoidal and non-sinusoidal cases [33].

$$pf_{true} = \frac{P_{avg}}{V_{1rms} I_{1rms} \sqrt{1+(THD_V/100)^2} \sqrt{1+(THD_I/100)^2}} \quad (5)$$

A useful simplification can be made by expressing Eq. (5) as a product of two components defined in Eq. (6).

$$pf_{true} = \frac{P_{avg}}{V_{1rms} I_{1rms}} \times \dots \dots \frac{1}{\sqrt{1+(THD_V/100)^2} \sqrt{1+(THD_I/100)^2}} \quad (6)$$

By making the following two assumptions: (1) In most cases, the contributions of harmonics above the fundamental to average power are very small, so that is $P_{avg} \approx P_{1avg}$ and (2) Since THD_V is less than 10%, then from (12) we see that $V_{rms} \approx V_{1rms}$. Then, merging both assumptions into Eq. (6) results in the following approximate function for the true power factor (Pf_{true}) presented in Eq. (7) [33].

$$pf_{true} = \frac{P_{1avg}}{V_{1rms} I_{1rms}} \times \frac{1}{\sqrt{1+(THD_I/100)^2}} = Pf_{displacement} \times Pf_{distorted} \quad (7)$$

Because displacement power factor (Pf_{disp}) could never be greater than unity, Eq. (7) shows that the true power factor (Pf_{true}) in non-sinusoidal cases has the upper limit so finally its function is defined in Eq. (8) [33].

$$pf_{true} \leq Pf_{distorted} = \frac{1}{\sqrt{1+(THD_I/100)^2}} \quad (8)$$

2.5 Single phase DVR-BES using labVIEW

The implementation of the single-phase DVR-BES system consists of several stages. That stage i.e. create a single-phase series active filter, create a gate driver to trigger the MOSFET in the series active filter, create a SPWM program to drive the gate driver as an inverter trigger and create a monitoring program in LabVIEW. Fig. 3 presents a schematic diagram of a single phase DVR-BES system.

Fig. 3 shows that the BES and series active filters play an important role in compensating for the




Figure. 3 A schematic diagram of single phase DVR-BES

voltage sag on a single-phase DVR. The step-up transformer that is installed in a series against the load functions to inject the voltage from the series active filter to the load. The main energy source for series active filters uses BES DC voltage 12 V with a capacity of 7.2 Ah. The process of changing the DC to AC voltage begins with the Arduino Nano SPWM microcontroller providing Sinusoidal SPWM pulses to the Gate Driver circuit which has the main component of the TLP 250 Optocoupler IC, then the Gate Driver circuit triggers the IRFP250 MOSFET gate on a series active filter circuit cross-like as an electric current cycle in the circuit bridge diode rectifier. So that it will produce an AC output from a series active filter circuit. The output voltage of the series active filter is an AC voltage of 7 V depending on the battery voltage conditions, which will then be increased to an AC voltage of 220 V using a step-up transformer. The step-up series transformer has a power of 600 VA with a primary AC input voltage of 7.2 V and a secondary AC output voltage of 220 V. The goal is that the series active filter is able to inject enough power to compensate for the sag voltage at a level of 10% to 90%.

The Arduino Nano flip-flop functions as a timer to run system simulations using a single-phase DVR-BES without and with sag voltage. The Arduino nano has been programmed with a flip-flop program with the 1-second case instructing the relay to turn "on" as a representation of the system experiencing sag voltage and 1 second ordering the relay to turn "off" as a representation of the system without experiencing sag voltage. This timer is expected to function when there is a sag voltage and automatically orders a single-phase active filter to inject a voltage compensation into the load so that the load voltage will remain stable.

The Arduino Uno interface functions as a medium for receiving data from voltage sensors and current sensors that are measuring the amount of electricity in the DVR circuit and sending the data to a personal computer (PC) with LabVIEW software. Curves and data displayed in LabVIEW i.e. source voltage, load voltage, injection voltage, DC-link voltage, source current, and load current respectively. The display form implemented in LabVIEW is in the form of graphs and number indicators. With a graphic display, the reader will find it easier to observe the wave condition both voltage and current during the system condition without and with voltage sag. All data displayed in LabVIEW is real-time and continuous data as long as the single-phase DVR-BES system is operated to the system. In addition to using the LabVIEW, data collection is also carried out by the cos-phi meter to determine the value of the true power factor of source and load as a basis for determining the harmonic of source and load currents. The single-phase DVR-BES system connected to three linear/non-linear loads i.e. bulb lamp 5 W (linear), FL lamp 5 W (non-linear), LED lamp 5 W (non-linear) respectively.

2.5 Hardware and software implementation

The LabVIEW interface software diagram consists of the main program in the form of a Graphic User Interface (GUI) which functions to run all indicators and controls on the front panel. Fig. 4 shows the model of the single-phase DVR-BES hardware circuit. The nominal parameters of Fig. 4 are presented in Table 3.

Table 3. Nominal of device parameters

Devices	Design Values
Single phase source voltage	220 V
Frequency	50 Hz
Series Transformer (<i>step-up</i>)	600 VA 7,2/220 V
Main Transformer (CT)	3 A
Current Sensor ACS 712	5A
Relay	1 device
Arduino Uno (Interface)	1 device
Arduino Nano (Flip-Flop)	1 device
Arduino Nano (SPWM)	1 device
Load Resistance (R_c)	0.4 ohm
Load Inductance (L_c)	15 mH
Cos-phi-Meter	1 device
Battery Energy Storage (BES)	12 V/7.2 Ah
DC-link Capacitance (C_{DC})	1000 μF
Bulb Lamp Load	5 W
FL Lamp Load	5 W
LED Lamp Load	5 W




Figure. 4 Single-phase DVR-BES hardware

Where A: Load; B: Cos-phi-meter; C: Arduino Uno; D: Voltage Sensor Transformer; E: Current Sensor; F: Arduino Nano SPWM; G: Relay 1 (4 Channel); H: Arduino Nano Flip-Flop; I: Two Relays (220V-AC); J: Gate Driver Optocoupler; K: DC-link Capacitance and BES filter (C_{DC}, L_1, C_1); L: Series Active Filter; M: Load Impedance (R_C, L_C); N: Series Inductance (L_{Se}); O: Main Transformer; P: Source Current Sensor; Q: Gate Driver Transformer; R: Series Transformer; S: Source Voltage; T: BES and U: Universal Serial Bus (USB) for data communication between hardware PC.

Fig. 5 shows the overall GUI program design and the component parts of the single-phase DVR-BES. In order for the LabVIEW software interface on the PC to communicate with the Arduino Uno, a program is needed to communicate the two devices. The communication program used by Lifa Base. Lifa Base is the driver for Arduino Uno in connecting data communication with PC. Lifa Base is the default program from Arduino when users install LabVIEW.

3. Results and discussion

Fig. 1 shows a series of DVR supplied by BES connected to a load of Bulb, FL, and LED respectively. The series transformer connected to the load functions to inject the voltage from the series active filter during voltage sag. The Arduino Nano Flip-Flop is used as a timer to run simulated data collection. The cycle timer applied to the DVR is 1 second on and 1 second off. The data collection period is carried out with a LabVIEW simulation for 3 seconds, with 80% depth of source voltage sag duration between 1 to 2 seconds. Data collection is carried out at 1.5 seconds from the curve of the source voltage (V_S), injection voltage (V_{inj}), load voltage (V_L), DC-link voltage ($V_{DC-Link}$), source current (I_S), and load current (I_L), curves. The true

power-factor (Pf_{true}) data in the source bus and load bus is measured from the cos-phi meter.

Using the same LabVIEW simulation procedure and period, data collection is also carried out without the voltage sag. The percentage of load voltage sag deviation is calculated using Eq. (1) with a pre-sag voltage of 203 V. Base on true power-factor, then harmonics current is measured using Eq. (8). Table 4 presents the performance of voltage, current, and percentage of sag deviation of load voltage (V_L) of the single-phase DVR supplied by BES without and with voltage sag disturbance. Table 5 presents the performance of true power factor (Pf_{true}) and harmonics value of the single-phase DVR supplied by BES without and with voltage sag disturbance. Fig. 6, Fig. 7, and Fig. 8 show the performance of voltage and current of the single-phase DVR supplied by BES connecting to bulb lamp, FL lamp, and LED lamp load respectively.

Fig. 6 shows the simulation curve of the sag voltage on a single-phase DVR system supplied by a BES connected to a bulb lamp load. The voltage sag disturbance lasts from $t = 1$ to $t = 2$ seconds with a total simulation time of 3 seconds. The measurements on all simulation parameters curves are carried out at $t = 1.5$ seconds. At $t = 1$ to $t = 2$ seconds, the source voltage (V_S) drops from 230 V to 44.7 V, and the series transformer injects a voltage (V_{inj}) of 168 V so that the load voltage (V_L) remains constant at 216 V. In this disturbance condition the value of the source current (I_S) is 0.228 A and the load current (I_L) drops to 0.45 A. To keep the load voltage (V_L) maintain constant, BES releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 8.20 V.

Fig. 7 shows the simulation curve of sag voltage on a single-phase DVR system supplied by the connected BES to the FL lamp load. At $t = 1$ to $t = 2$ seconds, the source voltage (V_S) drops from 230 V to 50.3 V and the series transformer injects a voltage (V_{inj}) of 200 V so that the load voltage (V_L) remains constant at 256 V. During the duration of the sag voltage, the capacitance effect of the capacitor component able to store charge on the FL lamp load, causing the load voltage value to exceed the source voltage. In the disturbance conditions, the value of the source current (I_S) is 0.166 A and the load current (I_L) drops to 0.208 A. To keep the load voltage (V_L) maintain constant, BES releases its energy so that the DC link voltage ($V_{DC-Link}$) drops from 13.03 V to 7.33 V.

Fig. 8 shows a simulation curve voltage sag on a single-phase DVR system supplied by BES connects to the LED lamp load. At $t = 1$ to $t = 2$ seconds, the




Figure. 5 Software design using LabVIEW interface for simulate signal i.e. (A) arduino-uno data communication, (B) source voltage (V_S), (C) injected voltage (V_{Inj}), (D) load voltage (V_L), (E) source current (I_S), (F) load current (I_L), (G) DC-link voltage ($V_{DC-Link}$), and (H) mixed signal graph

Table 4. Performance of voltage, current, and sag deviation of load voltage of the single-phase DVR supplied by BES

No.	Load Type	V_S (V)	V_{Inj} (V)	V_L (V)	I_S (A)	I_L (A)	$V_{DC-Link}$ (V)	Sag Dev of V_L (%)
Without Voltage Sag								
1.	Bulb Lamp	203	0	203	0.208	0.166	13.03	0
2.	FL Lamp	203	0	203	0.208	0.083	13.03	0
3.	LED Lamp	203	0	203	0.270	0.166	13.03	0
With Sag Voltage								
4.	Bulb Lamp	44.7	168	216	0.228	0.145	8.20	6.40
5.	FL Lamp	50.3	200	256	0.166	0.208	7.33	26.13
6.	LED Lamp	49.1	133	185	0.249	0.789	8.06	8.87

source voltage (V_S) drops from 230 V to 49.1 V and the series transformer injects a voltage (V_{Inj}) of 133 V so that the load voltage (V_L) remains constant at 185 V. During the disturbance conditions, the value

of the source current (I_S) is 0.249 A, and the load current (I_L) increases to 0.789 A. To keep the load voltage (V_L) maintain constant, BES then releases its energy so that the DC link voltage ($V_{DC-Link}$) drops

Table 5. Performance of power factor and harmonics of the single-phase DVR supplied by BES

No.	Load Type	Source Pf_{true} (pu)	Load Pf_{true} (pu)	Source THD_I (%)	Load THD_I (%)
Without Voltage Sag					
1.	Bulb Lamp	0.850	0.999	17.647	0.1001
2.	FL Lamp	0.900	0.999	11.111	0.1001
3.	LED Lamp	0.990	0.999	1.010	0.1001
With Sag Voltage					
4.	Bulb Lamp	0.985	0.998	1.523	0.2040
5.	FL Lamp	0.985	0.998	1.523	0.6040
6.	LED Lamp	0.990	0.975	1.010	2.5640




Figure. 6 Performance of V_S , V_{inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to bulb lamp load using LabVIEW




Figure. 7 Performance of V_S , V_{inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to FL lamp load using LabVIEW




Figure. 8 Performance of V_S , V_{Inj} , V_L , I_S , I_L , and $V_{DC-Link}$ from the single-phase DVR- BES connected to LED lamp load using LabVIEW




Figure. 9 Performance of sag deviation of V_L for single phase DVR-BES system on three load type

from 13.03 V to 8.06 V.

Fig. 9 shows that for the system without sag voltage, the series active filter circuit and series transformer on a single-phase DVR-BES system is not able to inject voltage into the load, so produces a percentage of sag deviation of load voltage (V_L) of 0%. Otherwise if the system with sag voltage, the single-phase DVR-BES system is able to maintain the load voltage (V_L) i.e. bulb lamp, FL lamp, and LED lamp of 216 V, 256 V, and 185 V, respectively.




Figure. 10 Performance of source true power-factor for single phase DVR-BES system on three load type




Figure. 11 Performance of load true power-factor for single phase DVR-BES system on three load type

The percentage of load voltage deviation for the system with sag deviation of V_L for the three loads type are 6.4%, 26.13%, and 8.87%, respectively.

Fig. 10 shows the measurement of source true power-factor without voltage sag of the bulb lamp has the worst true power-factor (Pf_{true}) of 0.850 per-unit (pu) leading compared to an FL lamp of 0.900 pu leading and an LED lamp of 0.909 pu leading. Otherwise, for the system with voltage sag, the single-phase DVR-BES system produces source true power factor (Pf_{true}) for a bulb lamp, FL lamp, and LED lamp of 0.985 pu leading, 0.985 pu leading, and 0.990 pu leading respectively.

Fig. 11 shows the measurement of load true power-factor without voltage sag for all load categories results in the same true power factor (Pf_{true}) of 0.999 pu leading. Otherwise, for the system with voltage sag is able to result in load true power factor (Pf_{true}) i.e. bulb lamp, FL lamp, and LED lamp of 0.975 pu leading, 0.998 pu leading, and 0.994 pu leading respectively.

Fig. 12 shows that the system without sag voltage




Figure. 12 Performance of source harmonics for single phase DVR-BES system on three load type




Figure. 13 Performance of load harmonics for single phase DVR-BES system on three load type

Table 6. Comparison of implementation UVTG-DVR-BES-Arduino-Uno-LabVIEW (proposed study) and previous studies

No.	Authors	Methods	Depth Sag of V_s (%)	Sag Dev of V_L (%)	Load THD_V (%)	Source THD_I (%)	Source pf_{true}	Real Time
1	D.N. Katole, et al [8]	Improved SRF	42	7.6	NA	NA	NA	Not
2	M.T. Hagh, et al. [10]	FLC	92 without and 95 with DG	8.9 without DG and 6.4 with DG	1.26 without DG and 3.54 with DG	NA	NA	Not
3	H.K. Yada, et. al [16]	SOGI-PLL	30	3.0	NA	NA	NA	Not
4	S. Galeshi, et al. [17]	Multilevel Cascade H-Bridge Inverter	20	0.0	4.0	NA	NA	Not
5	R. Nittala, et al [19]	IDVR with VSI and CSI	27.7 with VSI and CSI	0 with VSI and CSI	0.06 with VSI and 0.05 with CSI	NA	NA	Not
6	E. Babaei, et. al. [22]	Direct Converter	65	0	7.07 (Average)	NA	NA	Not
7	A. Benhail, et al. [23]	TDVR-PI	30	2.18	24	NA	NA	Not
8	J. Ye, et.al. [26]	Elliptical Restoration	60	NA	NA	NA	0.75	Not
9	R. Omar, et.al [28]	DVR-Super-capacitor	30	0	NA	2.38	NA	Not
10	C.K. Sundarabalan, et. al. [29]	CAESPDVR-ANFIS	46.67 (Average)	0.4	2.35	NA	NA	Not
11	V.K. Awaar, et al. [31]	VSI-SPWM-NI-myRIO-1900-Labview	50	8.79	NA	NA	NA	Yes
12	A.Kiswanton et al. [32]	UVTG-DVR-BES-PV	80	2.89 (Average)	5.81 (Average)	NA	NA	Not
13	Proposed Study	UVTG-DVR-BES-Arduino-Uno-Labview	80	Bulb=6.4 FL =26.13 LED=8.87	NA	Bulb=1.523 FL=1.523 LED=1.010	Bulb=0.985 FL=0.985 LED=0.990	Yes

Note: NA = note available

is able to produce the source THD_I for bulb lamp, FL lamp, and LED lamp of 17.64%, 11.111%, and 1.010% respectively. Otherwise, for the same system with sag voltage is able to result source THD_I for

bulb lamp, FL lamp, and LED lamp of 1.523%, 1.523%, and 1.010% respectively.

Fig. 13 shows that the system without voltage sag is able to produce the same load THD_I for bulb lamp, FL lamp, and LED lamp of 0.1001%. Otherwise, for

the same system with voltage sag is able to result in load THD_I for bulb lamp, FL lamp, and LED lamp of 0.204%, 0.604%, and 2.564% respectively. Fig. 10 and Fig. 11 shows in the case of voltage sag and three types of loads, the LHE lamp is able to result in the best performance because it is able to produce the highest source true power factor (Pf_{true}) of 0.990 pu and the lowest source THD_I of 1.010%. The source THD_I and load THD_I value in voltage sag also had met the IEEE 519.

Table 6 shows the validation of the results for the proposed study compared to the 12 previous studies. The parameters observed are depth of sag of V_S , sag deviation of V_L , load THD_V , source THD_I , and real-time simulation. At [8], D.N. Katole, et.al proposed an improved SRF on the single-phase DVR series. With a depth of sag of V_S of 42%, this method produces a sag deviation of V_L of 7.6%. Furthermore, the FLC method for sag stress compensation was proposed by M.T. Hagh, et.al [10]. With a depth of sag of V_S of 92% without and 95% with DG, the FLC method yields a sag deviation of V_L of 8.9% without DG and 6.4% with DG, and a load THD_V of 1.26% without DG and 3.54 with DG. The SOGI-PLL method proposed by Yada et. Al [16], with a depth of sag of V_S of 30% was able to produce a sag deviation of V_L of 3.0%. S. Galeshi, et. al [17] already offer Multilevel Cascade H-Bridge Inverter topology. With a depth of sag of V_S of 20%, this topology produces a sag deviation of V_L of 0% and a load of THD_V of 4%. IDVR configuration with VSI and CSI has been proposed by R. Nittala, et.al [19]. With a depth of sag of V_S of 27.7% (with VSI and CSI), this configuration resulted in a sag deviation of V_L of 0%, load THD_V of 0.06% (with VSI) and 0.05% (with CSI). E. Babaei, et. al [22] have proposed a direct converter topology to mitigate voltage sag. With a depth of sag of V_S of 65%, this topology produces a sag deviation of V_L of 0% and a load THD_V of 7.07% (average).

The TDVR-PI configuration has been proposed by A. Benhail, et.al. [23]. With a depth sag of V_S , of 30%, this configuration results in a sag deviation of V_L of 2.18% and a load THD_V of 24%. J. Ye, et.al [26] have proposed an elliptical restoration method for voltage sag compensation and power factor correction. With a depth of sag of V_S , of 60%, this method is able to produce a source Pf_{true} of 0.75 pu. The DVR-Super-capacitor configuration has been implemented by R. Omar, et.al [28]. With a depth of sag of V_S , of 30%, this topology is able to produce a sag deviation of V_L of 0 % and source THD_I of 2.38%. The CAESPDVR-ANFIS topology has been investigated by C.K. Sundarabalan, et. al. [29]. With

a depth of sag of V_S , of 46.67% (average), this topology was able to produce a sag deviation of V_L of 0.4% and a load of THD_V of 2.35%. V.K. Awaar, et.al. [31] have implemented a VSI-SPWM-based single-phase DVR model with the NI-myRIO-1900 interface monitored in real-time by LabVIEW. With a depth of sag of V_S , of 50%, this model was able to produce a sag deviation of V_L of 8.79%. DVR control supplied by BES-PV using the UVTG method has been observed by A. Kiswantonono [32]. With a depth of sag of V_S , of 80%, this configuration and method were able to produce a sag deviation of V_L of 2.89% (average) and a load THD_V of 5.81% (average). Based on the results of research [31] and [32], then this study has implemented the single-phase DVR model using the UVTG method with the Arduino-Uno interface monitored in real-time by LabVIEW. With a depth of sag of V_S of 80%, the proposed model is able to produce sag deviation of V_L of 6.4% (Bulb), 26.13% (FL), and 8.87% (LED). The model is also able to produce THD_I source of 1.523% (Bulb), 1.523% (FL), and 1.101% (LED) and Pf_{true} respectively 0.985% (Bulb), 0.985% (FL), and 0.909% (LED). The proposed study is able to give the best performance because it is able to produce source THD_I lower than [28] and source Pf_{true} is higher than [26]. Another contribution is that by using the Arduino-Uno interface, the proposed model can be run and monitored in real-time with LabVIEW. It is different from the simulations conducted by 12 previous researchers (except [31]) which were still carried out off-line using Matlab/Simulink environment.

4. Conclusion

The system using a single-phase DVR supplied by BES with load voltage controlled by a UVTG method has been implemented. The model is connected to three types of linear/non-linear load i.e. bulb lamp, FL lamp, and LED lamp. This configuration is proposed to mitigate 80% voltage sag using the Arduino-Uno hardware and monitored by LabVIEW simulation in real-time. The investigated parameter is source voltage, injection voltage, load voltage, source current, load current, and DC-link voltage. The true power-factor measurements are also carried out to obtain the harmonics of the source current and load current. During voltage sag, the single-phase DVR-BES system is able to maintain load voltage for all types of loads. From the system with voltage sag and three different types of loads, the LHE lamp is able to result in the best performance because it is able to produce the highest source current power factor (Pf_{true}) and

the lowest source THD_I . The source THD_I and load (THD_I) with voltage sag also had met the IEEE 519. The proposed study is able to give the best performance because it is able to produce source THD_I lower than the previous studies. By using the Arduino-Uno interface, this model can be run and monitored in real-time with LabVIEW better from the simulations conducted by previous researchers which were still carried out off-line using Matlab/Simulink.

In a system using a single-phase DVR-BES connected to the FL load, there is a significant increase in load voltage of 256 V compared to the source voltage. The percentage of sag voltage for FL lamps also increased by 26.13% and has far exceeded the value of 5%. The implementation of a single-phase bidirectional inverter circuit as the interface between the BES and series active filters can be proposed as future work to overcome this problem. The measurement of source THD_V and load THD_V in the proposed model is also necessary to determine the harmonic mitigation performance of the voltage within the IEEE 519 limit.

Conflicts of Interest

The authors declare no conflict of interest.

Author Contributions

Conceptualization, Y.A. Setiawan and A. Amirullah; methodology, Y.A. Setiawan and A. Amirullah; software, Y.A. Setiawan; validation, Y.A. Setiawan; formal analysis, Y.A. Setiawan and A. Amirullah; investigation, Y.A. Setiawan and A. Amirullah; resources, Y.A. Setiawan; data curation, Y.A. Setiawan; writing—original draft preparation, Y.A. Setiawan; writing—review and editing, Y.A. Setiawan; visualization, Y.A. Setiawan; supervision, A. Amirullah; project administration, Y.A. Setiawan; funding acquisition, A. Amirullah. All authors read and approved the final manuscript.

Acknowledgments

The authors would like to acknowledge to Institutions of Research and Community Service Universitas Bhayangkara Surabaya, for funding to this research base on Decree Letter Number 65/XI/2020/UBHARA date 19 November 2020.

References

- [1] IEEE Std. 1346, “IEEE Recommended Practice for Evaluating Electric Power System Compatibility with Electronic Process Equipment”, 1998.
- [2] IEEE Std. 1159, “IEEE Recommended Practice for Monitoring Electric Power Quality”, 1995.
- [3] M. Farhadi-Kangarlu, E. Babaei, and F. Blaabjerg, “A Comprehensive Review of Dynamic Voltage Restorers”, *Electrical Power and Energy Systems*, Vol. 92, pp. 136–155. 2017.
- [4] V. V. Ghatge and A. V. Naik, “Implementation of Multilevel Inverter”, In: *Proc. of 2nd International Conf. on Computing Methodologies and Communication*, Erode India, pp. 856-859, 2018.
- [5] S. Kim, H.-G. Kim, and H. Cha, “Dynamic Voltage Restorer Using Switching Cell Structured Multilevel AC-AC Converter”, *IEEE Transactions on Power Electronics*, Vol. 32, Issue. 11, pp. 1-13, 2017.
- [6] A. K. Gupta and P. Gupta, “A Novel Control Scheme for Single and Three phase Dynamic Voltage Restorer Using PSCAD/EMTDC”, In: *Proc. of International Conf. on Smart Electric Drives and Power System*, Nagpur, India, pp. 44-49, 2018.
- [7] S. Jothibas and M. K. Mishra, “A Control Scheme for Storageless DVR Based on Characterization of Voltage Sags”, *IEEE Transactions on Power Delivery*, Vol. 29, Issue. 5, pp. 1-9, 2014.
- [8] D. N. Katole, M. B. Daigavane, S. P. Gawande, and P. M. Daigavane, “Vector Based Analysis for Design of Single Phase SRF Controller in Dynamic Voltage Restorer”, In: *Proc. of IEEE International Conf. on Power Electronics, Drives and Energy Systems*, Chennai, India, pp. 1-6, 2018.
- [9] P. Narnaware and V. A. Huchche, “Control Methods to Mitigate Voltage Sag Using Dynamic Voltage Restorer”, In: *Proc. of International Conf. on Smart Electric Drives and Power System*, Nagpur, India, pp. 147-150, 2018.
- [10] M. T. Hagh, A. Shaker, F. Sohrabi, and I. S. Günsel, “Fuzzy-Based Controller for DVR in The Presence of DG”, In: *Proc. of 9th International Conf. on Theory and Application of Soft Computing, Computing with Words and Perception*, Budapest, Hungary, pp. 684-690, 2017.
- [11] E. D. Rosli, M. N. Hidayat, S. Z. Mohammad Noor, and N. Hamzah, “Investigation on Single Phase AC-AC Dynamic Voltage Restorer Towards Mitigate Voltage Sag”, In: *Proc. of IEEE Symposium on Computers & Informatics*, Langkawi, Malaysia, pp. 206-211, 2013.

- [12] E. Diyana binti Rosli, M. Nabil bin Hidayat, Rahimi bin Baharom, "Single Phase AC-AC Dynamic Voltage Restorer", In: *Proc. of International Conf. on Power Electronics and Drive Systems*, Kitakyushu, Japan, pp. 1257-1262, 2013.
- [13] A. Zargar and S. M. Barakati, "A New Dynamic Voltage Restorer Structure Based on Three-Phase to Single-Phase AC/AC Matrix Converter", In: *Proc. of the 20th Iranian Electrical Power Distribution Conf.*, Zahedan, Iran, pp. 234-238, 2015.
- [14] B. L. S. Shraddha, Sonicka R, S. J. Pillai, and S. Modi "Simulation and Analysis of Dynamic Voltage Restorer", In: *Proc. of 3rd IEEE International Conf. on Recent Trends in Electronics, Information & Communication Technology*, Bangalore, India, pp. 1388-1393, 2018.
- [15] K. Gai, K. Bi, S. Fan, and L. Sun, "A Method of Voltage Detection Specific to Single-Phase Dynamic Voltage Restorer", In: *Proc. of IEEE Transportation Electrification Conf. and Expo, Asia-Pacific*, Harbin, China, pp. 1-4, 2017.
- [16] H. K. Yada and M. S. R Murthy, "Operation and Control of Single-Phase DVR based on SOGI-PLL", In: *Proc. of IEEE International Conf. on Power Electronics, Drives and Energy Systems*, Trivandrum, India, pp. 1-5, 2016.
- [17] S. Galeshi and H. Iman-Eini, "Dynamic Voltage Restorer Employing Multilevel Cascaded H-Bridge Inverter", *IET Power Electronics*, Vol. 9, Issue. 11, pp. 1-9, 2016.
- [18] P. B. Shendge, S. Natthuji Charde, and S. H. Pawar, "Dynamic Voltage Restorer Based on H-Bridge Inverter with Non-Linear Load", In: *Proc. of 3rd International Conf. for Convergence in Technology*, Pune, India, pp. 1-6, 2018.
- [19] R. Nittala, A. M. Parimi, and K. U. Rao, "Comparing the Performance of IDVR for Mitigating Voltage Sag and Harmonics with VSI and CSI as Its Building Blocks", In: *Proc. of IEEE International Conf. on Signal Processing, Informatics, Communication and Energy Systems*, Kozhikode, India, pp. 1-5, 2015.
- [20] H. M. Wijekoon, D. M. Vilathgamuwa and S. S. Choi, "Interline Dynamic Voltage Restorer: An Economical Way to Improve Interline Power Quality", *IEE Proc. Generation, Transmission and Distribution*, Vol. 150, Issue. 5, pp. 513-520, 2003.
- [21] E. Babaei, M. Farhadi Kangarlu, and M. Sabahi, "Compensation of Voltage disturbances in distribution systems using single-phase dynamic voltage restorer", *Electric Power Systems Research*, Vol. 80, pp. 1413-1420, 2010.
- [22] E. Babaei and M. Farhadi Kangarlu, "Operation and Control of Dynamic Voltage Restorer using Single-Phase Direct Converter", *Energy Conversion and Management*, Vol. 52, pp. 2965-2972, 2011.
- [23] A. Benhail and V. Kumar, "Modeling and Simulation of a Single Phase Transformer Less Dynamic Voltage Restorer (TDVR) For Domestic Application", In: *Proc. of International Conf. on Innovations in Electrical, Electronics, Instrumentation and Media Technology*, Coimbatore, India, pp. 364-366, 2017.
- [24] B. Bae, J. Lee, J. Jeong, and B. Han, "Line-Interactive Single-Phase Dynamic Voltage Restorer with Novel Sag Detection Algorithm", *IEEE Transactions on Power Delivery*, Vol. 25, Issue. 4, pp. 2702-2709, 2010.
- [25] D. N. Katole, M. B. Daigavane, S. P. Gawande, and P. M. Daigavane, Analysis, Design, and Implementation of Single Phase SRF Controller for Dynamic Voltage Restorer under Distorted Supply Condition, In: *Proc. of 15th International Symposium on District Heating and Cooling Assessing the Feasibility of using The Heat Demand-Outdoor Temperature Function for a Long-Term*, Chennai, India, pp. 716-723, 2017.
- [26] J. Ye, H. B. Gooi, B. Wang, Y. Li, and Y. Liu, "Elliptical Restoration Based Single-Phase Dynamic Voltage Restorer for Source Power Factor Correction", *Electric Power Systems Research*, Vol. 166, pp. 199-209, 2019.
- [27] J. R. S. Martins, D. A. Fernandes, F. F. Costa, M. B. R. Correa, A. J. Sguarezi Filho, and E. R. C. da Silva, "Optimized Voltage Injection Techniques for Protection of Sensitive Loads", *Electrical Power and Energy Systems*, Vol. 116, pp. 1-7, 2020.
- [28] R. Omar and N. A. Rahim, "Voltage Unbalanced Compensation using Dynamic Voltage Restorer Based on Supercapacitor", *Electrical Power and Energy Systems*, Vol. 43, pp. 573-581, 2012.
- [29] C. K. Sundarabalan, N. Tejasree, R. V. Shankar, Yeseswini Puttagunta, and V. Vignesh, "Compressed Air Energy Storage Powered Dynamic Voltage Restorer for Voltage Compensation in Three-Phase Distribution System", *Sustainable Cities and Society*, Vol. 46, pp. 1-11, 2019.
- [30] T. Li, L. Zeng, Q. Huang, X. D. Liu, Y. Liu, Q. Xie, X. Y. Chen, "A DC-Type Dynamic

Voltage Restorer Based on Hybrid Energy Storage”, In: *Proc. of International Conf. on Applied Superconductivity and Electromagnetic Devices*, Tianjin, China, pp. 1-2, 2018.

- [31] V. K. Awaar, P. Jugge, and T. Kalyani S, Optimal Design and Testing of a Dynamic Voltage Restorer for Voltage Sag Compensation and to Improve Power Quality, In: *Proc. of 42nd Annual Conf. of the IEEE Industrial Electronics Society*, Florence, Italy, pp. 3745-3750, 2016.
- [32] A. Kiswantono, E. Prasetyo, and A. Amirullah, “Mitigation Voltage Sag/Swell and Harmonics Using DVR Supplied by BES and PV System”, In: *Proc. of Electrical Power, Electronics, Communications, Controls and Informatics Seminar*, Batu, East-Java, Indonesia, pp. 36-41, 2018.
- [33] W. M. Grady and R. J. Gilleskie, “Harmonics and How They Relate to Power Factor”, In: *Proc. of EPRI Power Quality Issues & Opportunities Conf.*, San Diego, California, USA, pp. 1-8, 1993.

Lampiran 2.10

Bukti Official Receipt
Pembayaran Makalah



Intelligent Networks and Systems Society

Official Receipt

International Journal of Intelligent Engineering and Systems (IJIES)

January 22 2021

Received from

Amirullah Amirullah
Universitas Bhayangkara Surabaya

Description	Unit	Amount
IJIES formatting fee	1	USD 350
Total		USD 350

Prof. Dr. Kei EGUCHI
President, International Journal of Intelligent Engineering and Systems

Department of Information Electronics
Fukuoka Institute of Technology

Kei Eguchi

E-mail: ijies@inass.org

Lampiran 2.11

Bukti Acceptance Letter



Intelligent Networks and Systems Society

Acceptance Letter

International Journal of Intelligent Engineering and Systems (IJIES)

January 22, 2021

Dear Amirullah Amirullah,

Manuscript Title: Implementation of Single-Phase DVR-BES Based on Unit Vector Template Generation (UVTG) to Mitigate Voltage Sag Using Arduino Uno and Monitored in Real-Time Through LabVIEW Simulation

Author(s): Yohanes Artha Setiawan, Amirullah Amirullah

Thank you for submitting your paper to the International Journal of Intelligent Engineering and Systems (IJIES). Based on double blind review process, we are pleased to inform you that our Review Committee has accepted your paper.

The paper will be included in the IJIES, which will be published with ISSN (ISSN: 2185-3118) in online on the website (<http://www.inass.org/publications.html>).

We are looking forward to your further contribution to our journal.

Kind regards

Prof. Dr. Kei EGUCHI

Editor-in-Chief, International Journal of Intelligent Engineering and Systems

Department of Information Electronics
Fukuoka Institute of Technology

A handwritten signature in black ink that reads "Kei Eguchi". The signature is written in a cursive style with a blue shadow effect behind it.

E-mail: ijies@inass.org